

HOST 2019 Tutorial on:

Secure Processor Architectures in the Era of Spectre and Meltdown



Jakub Szefer





Wenjie Xiong

Shuwen Deng

Dept. Of Electrical Engineering Yale University



HOST 2019 Tutorial on:

Secure Processor Architectures in the Era of Spectre and Meltdown

Slides and information at: <u>http://caslab.csl.yale.edu/tutorials/host2019/</u>

WiFi Information:

Network: Hilton-Meeting, Password: HOST2019



15:30 – 16:10 Secure Processor Architectures

- 16:10 16:20 Break
- 16:20 17:10 Secure Processor Caches
- 17:10 17:20 Break
- 17:20 18:00 Transient Execution Attacks and Mitigations
- 18:00 Wrap Up

Slides and information at:

http://caslab.csl.yale.edu/tutorials/host2019/

WiFi Information: Network: Hilton-Meeting, Password: HOST2019



Secure Processor Architectures



Jakub Szefer





efer Wenjie Xiong Shuwen Deng Dept. Of Electrical Engineering Yale University



Secure Processor Architectures

Memory Protection

Side-Channels Threats and Protections

Speculative or Transient Execution Threats

Principles of Secure Processor Architecture Design



Traditional computer architecture has six principles regarding processor design:

	E.g. caching frequently used data in a small but fast memory helps hide data access latencies.
 Caching 	E.g. break processing of an instruction into smaller chunks that can each be executed sequentially reduces critical path of logic and improves
 Pipelining 	performance.
 Predicting 	E.g. predict control flow direction or data values before they are actually computed allows code to execute speculatively.
 Parallelizing 	E.g. processing multiple data in parallel allows for more computation to be done concurrently.
 Use of indirection 	E.g. virtual to physical mapping abstracts away physical details of the system.
 Specialization 	E.g. custom instructions use dedicated circuits to implement operations that otherwise would be slower using regular processor instructions.

What are principles for secure architectures?



Secure Processor Architectures extend a processor with hardware (and related software) features for protection of software

- Protected pieces of code and data are now commonly called Enclaves
 - But can be also Trusted Software Modules, whole Operating Systems, or Virtual Machines
- Focus on the main processor in the system
 - Others focus on co-processors, cryptographic accelerators, or security monitors
- Add more features to isolate secure software from other, untrusted software
 - Includes untrusted Operating System or Virtual Machines
 - Many also consider physical attacks on memory
- Isolation should cover all types of possible ways for information leaks
 - Architectural state
 - Micro-architectural state
 - Due to spatial or temporal sharing of hardware

Most recent threats, i.e. Spectre, etc.

Side and covert channel threats

Typical computer system with no secure components nor secure processor architectures considers all the components as trusted:





Typical computer system uses ring-based protection scheme, which gives most privileges (and most trust) to the lowest levels of the system software:



Compromised or malicious **OS** can attack all the applications in the system.

Compromised or malicious **Hypervisor** can attack all the OSes in the system.

Hardware



Starting with a typical baseline processor, many secure architectures have been proposed

Starting in late 1990s or early 2000s, academics have shown increased interest in secure processor architectures:

XOM (2000), AEGIS (2003), Secret-Protecting (2005), Bastion (2010), NoHype (2010), HyperWall (2012), CHERI (2014), Sanctum (2016), Keystone (about 2017), MI6 (2018)

Commercial processor architectures have also included security features:

LPAR in IBM mainframes (1970s), Security Processor Vault in Cell Broadband Engine (2000s), ARM TrustZone (2000s), Intel TXT & TPM module (2000s), Intel SGX (mid 2010s), AMD SEV (late 2010s)



Modern computer systems define protections in terms of **privilege level** or protection rings, new privilege levels are defined to provide added protections.

- **Ring 3**Application code, least privileged.
- **Rings 2** and **1** Device drivers and other semi-privileged code, although rarely used.
- **Ring 0**Operating system kernel.
- **Ring -1** Hypervisor or virtual machine monitor (VMM), most privileged mode that a typical system administrator has access to.
- Ring -2System management mode (SMM),
typically locked down by processor manufacturer
- **Ring -3** Platform management engine, retroactively named "ring -3", actually runs on a separate management processor.



https://commons.wikimedia.org/wiki/File:Priv rings.svg

Image:

Extend Linear Trust to the New Protection Levels

The hardware is most privileged as it is the lowest level in the system.

- There is a linear relationship between protection ring and privilege (lower ring is more privileged)
- Each component **trusts** all the software "below" it

Security Engine (SecE) can be something like Intel's ME or AMD's PSP.





New privileges can be made orthogonal to existing protection rings.

- E.g. ARM's TrustZone's "normal" and "secure" worlds
- Need privilege level (ring number) and normal / secure privilege



Normal



Privileged



Examples of architectures that do and don't have a linear relationship between privileges and protection ring level:



HOST Tutorial 2019 © Jakub Szefer, Wenjie Xiong, and Shuwen Deng (rev. 2019-05-05)



Key to most secure processor architecture designs is the idea of **trusted processor chip** as the security wherein the protections are provided.





Threats which are outside the scope of secure processor architectures:

- Bugs or Vulnerabilities in the TCB
- Hardware Trojans and Supply Chain Attacks
- Physical Probing and Invasive Attacks

TCB hardware and software is prone to bugs just like any hardware and software.

Modifications to the processor after the design phase can be sources of attacks.

At runtime hardware can be probed to extract information from the physical realization of the chip.

Threats which are underestimated when designing secure processor architectures:

Side Channel Attacks

Information can leak through timing, power, or electromagnetic emanations from the implementation



The **Trusted Computing Base (TCB)** is the set of hardware and software that is responsible for realizing the TEE:

- TEE is created by a set of all the components in the TCB
- TCB is trusted to correctly implement the protections
- Vulnerability or successful attack on TCB nullifies TEE protections
- TCB is trusted
- TCB may not be trustworthy, if is not verified or is not bug free

The goal of **Trusted Execution Environments (TEEs)** is to provide protections for a piece of code and data from a range of software and hardware attacks.

• Multiple mutually-untrusting pieces of protected code can run on a system at the same time



Different architectures mainly focus on **protecting Trusted Software Modules** (a.k.a. enclaves) or **whole Virtual Machines**.



Some TEEs have support for protecting whole virtual machines.

Other TEEs support Trusted Software Modules, a.k.a. enclaves



Security properties for the TEEs that secure processor architectures aim to provide:

- Confidentiality
- Integrity

Confidentiality is the prevention of the disclosure of secret or sensitive information to unauthorized users or entities.

Integrity is the prevention of unauthorized modification of protected information without detection.

• Availability is usually not provided usually

Confidentiality and integrity protections are from attacks by other components (and hardware) not in the TCB. There is typically no protection from malicious TCB.

Secure processor architectures break the linear relationship (where lower level protection ring is more trusted):



© Jakub Szefer, Wenjie Xiong, and Shuwen Deng (rev. 2019-05-05)



Protected software's **state** is distributed throughout the processor. All of it needs to be protected from the untrusted components and other (untrusted) protected software.

- Protect memory through encryption and hashing with integrity trees
- Flush state, or isolate state, of functional units in side processor cores
- Isolate state in uncore and any security modules
- Isolate state in I/O and other subsystems





Secure processor architectures ideally have **no side-effects which are visible to the untrusted components** whenever protected software is executing.

- 1. System is in some state before protected software runs
- 2. Protected software runs modifying system state
- 3. When protected software is interrupted or terminates the state modifications are erased



The software (code and data) executing within TEE protections is assumed to be benign and not malicious:

- Goal of Secure Processor Architectures is to create minimal TCB that realizes a TEE within which the protected software resides and executes
- Secure Processor Architectures can not protect software if it is buggy or has vulnerabilities

Code bloat endangers invalidating assumptions about benign protected software.

Attacks from within protected software should be defended.

Key parts of the hardware TCB can be implemented as dedicated circuits or as firmware or other code running on dedicated processor





Trustworthiness of the TCB depends on the ability to monitor the TCB code (hardware and software) execution as the system runs.

TCB should be monitored to ensure it is trustworthy.

Monitoring of TCB requires mechanisms to:

- Fingerprint and authenticate TCB code
- Monitor TCB execution
- Protect TCB code (on embedded security processor)
 - Virtual Memory, ASLR, ...

Root of Trust for TCB

Security of the system is derived from a **root of trust**.

- A secret (cryptographic key) only accessible to TCB components
- Derive encryption and signing keys from the root of trust

Hierarchy of keys can be derived from the root of trust







Root of Trust and Processor Key

Each processor requires a unique secret.

- Burn in at the factory by the manufacturer (but implies trust issues with manufacturer and the supply chain)
 - E.g. One-Time Programmable (OTP) fuses
- Use **Physically Uncloneable Functions** (but requires reliability)
 - Extra hardware to derive keys from PUF
 - Mechanisms to generate and distribute certificates for the key





HOST Tutorial 2019 © Jakub Szefer, Wenjie Xiong, and Shuwen Deng (rev. 2019-05-05)

https://www.emojione.com/emoji/1f3ed https://www.emojione.com/emoji/1f469-1f4bc https://www.emojione.com/emoji/1f3e2 28

Emoji Image:

Need infrastructure!

• Signature verification key, K_{VK} , for checking data signed by the processor

TCB can sign user keys

Key distribution for PUF based

designs will be different

Data handled by the TCB

• Public key, K_{PK} , for encrypting data to be sent to the processor

Derived Keys and Key Distribution

Derived form the root of trust are signing and verification keys.







With an embedded signing key, the software running in the TEE can be "measured" to attest to external users what code is running on the system.



Using Software Measurement

Trusted / Secure / Authenticated Boot:

- Abort boot when wrong measurement is obtained
- Or, continue booting but do not decrypt secrets
- Legitimate software updates will change measurements, may prevent correct boot up

Remote attestation:

• Measure and digitally sign measurements that are sent to remove user

Data sealing (local or remote):

• Only unseal data if correct measurements are obtained

TOC-TOU attacks and measurements:

- Time-of-Check to Time-of-Use (TOC-TOU) attacks leverage the delay between when a measurement is taken, and when the component is used
- Cannot easily use hashes to prevent TOC-TOU attacks



Continuous monitoring is potential solution to TOC-TOU:

- Constantly measure the system, e.g. performance counters, and look for anomalies
- Requires knowing correct and expected behavior of system
- Can be used for continuous authentication

Attacker can "hide in the noise" if they change the execution of the software slightly and do not affect performance counters significantly.



Secure Processor Architectures

Memory Protection

Side-Channels Threats and Protections

Speculative or Transient Execution Threats

Principles of Secure Processor Architecture Design

Memory is vulnerable to different types of attacks:

- a) Untrusted software running no the processor
- b) Physical attacks on the memory bus, other devices snooping on the bus, man-in-the-middle attacks with malicious device
- c) Physical attacks on the memory (Coldboot, ...)
- d) Malicious devices using DMA or other attacks



HOST Tutorial 2019 © Jakub Szefer, Wenjie Xiong, and Shuwen Deng (rev. 2019-05-05)





Contents of the memory can be protected with encryption. Data going out of the CPU is encrypted, data coming from memory is decrypted before being used by CPU.

- a) Encryption engine (usually AES in CTR mode) encrypts data going out of processor chip
- b) Decryption engine decrypts incoming data

Pre-compute encryption pads, then only need to do XOR; speed depends on how well counters are fetched / predicted.





Hash tree (also called Merkle Tree) is a logical three structure, typically a binary tree, where two child nodes are hashed together to create parent node; the root node is a hash that depends on value of all the leaf nodes.



Memory blocks can be the leaf nodes in a Merkle Tree, On-chip (cached) nodes are the tree root is a hash that depends assumed trusted, used to on the contents of the memory. speed up verification. Cache Processor Tree Root Chip Boundary Merkle Tree (MT) MT Nodes Counters Data Main Off-Chip Memory Hash tree nodes are stored in Counters included in are hashes for freshness. (untrusted) main memory.
Integrity Protection with Bonsai Hash Trees



Message Authentication Codes (MACs) can be used instead of hashes, and a smaller "Bonsai" tree can be constructed.



Main Off-Chip Memory

Integrity Protection of Selected Memory Regions

- For encryption, type of encryption does not typically depend on memory configuration
- For integrity, the integrity tree needs to consider:
 - Protect whole memory
 - Protect parts of memory (e.g. per application, per VM, etc.)
 - Protect external storage (e.g. data swapped to disk)

E.g., Bastion's memory integrity tree (Champagne, et al., HPCA '10)

Top Cone

on-chip

tree root





Snooping attacks can target extracting data (protected with encryption) or **extracting access patterns** to learn what a program is doing.

- Easier in symmetric multiprocessing (SMP) due to shared bus
- Possible in other configuration if there are untrusted components



Security of Non-Volatile Memories and NVRAMs

- Non-volatile memories (NVMs) can store data even when there is no power
- Non-volatile random-access memory (NVRAM) is a specific type of NVM that is suitable to serve as a computer system's main memory, and replace or augment DRAM
- Many types of NVRAMs:
 - ReRAM based on memristors, stores data in resistance of a dialectric material
 - FeRAM uses ferroelectric material instead of a dialectric material
 - MRAM uses ferromagnetic materials and stores data in resistance of a storage cell
 - PCM typically uses chalcogenide glass where different glass phases have different resistances

Security considerations

- Data remanence makes passive attacks easier (e.g. data extraction)
- Data is maintained after reboot or crash (security state also needs to be correctly restored after reboot or crash)



Off-chip memory is untrusted and the contents ideally should be protected from the snooping, spoofing, splicing, replay, and disturbance attacks:

- Encryption snooping and spoofing protection
- Hashing spoofing, splicing, replay (counters must be used), and disturbance protection
- Oblivious Access snooping protection



Secure Processor Architectures

Memory Protections

Side Channel Threats and Protections

Speculative or Transient Execution Threats

Principles of Secure Processor Architecture Design

A **covert channel** is an intentional communication between a sender and a receiver via a medium not designed to be a communication channel.





Covert Channel – a communication channel that was not intended or designed to transfer information, typically leverage unusual methods for communication of information, never intended by the system's designers

Side Channel – is similar to a covert channel, but the sender does not intend to communicate information to the receiver, rather sending (i.e. leaking) of information is a side effect of the implementation and the way the computer hardware or software is used.

Means for transmitting information: **Timing**, **Power**, **Thermal emanations**, **Electro-magnetic (EM)** emanations, Acoustic emanations

- Covert channel is easier to establish, a precursor to side-channel attack
- Differentiate side channel from covert channel depending on who controls the "sender"

Many components of a modern processor pipeline can contribute to side channels.



HOST Tutorial 2019 © Jakub Szefer, Wenjie Xiong, and Shuwen Deng (rev. 2019-05-05) Emoji Image:



Four sources of side channels that can lead to attacks:

- Variable Instruction Execution Timing Execution of different instructions takes different amount of time
- 2. Functional Unit Contention Sharing of hardware leads to contention, whether a program can use some hardware leaks information about other programs
- **3. Stateful Functional Units** Program's behavior can affect state of the functional units, and other programs can observe the output (which depends on the state)
- **4. Memory Hierarchy** Data caching creates fast and slow execution paths, leading to timing differences depending on whether data is in the cache or not



Computer architecture principles of **pipelining** and **making common case fast** drive processor designs where certain operations take more time than others – program execution timing may reveal which instruction was used.

- Multi-cycle floating point vs. single cycle addition
- Memory access hitting in the cache vs. memory access going to DRAM

Constant time software implementations can choose instructions to try to make software run in constant time

- Arithmetic is easiest to deal with
- Caches may need to be flushed to get constant memory instruction timing
- No way to flush state of functional units such as branch predictor



Functional units within processor are re-used or shared to save on area and cost of the processor resulting in varying program execution.

• Contention for functional units causes execution time differences



Spatial or Temporal Multiplexing allows to dedicate part of the processor for exclusive use by an application

• Negative performance impact or need to duplicate hardware



Many functional units inside the processor keep some history of past execution and use the information for prediction purposes.

- Execution time or other output may depend on the state of the functional unit
- If functional unit is shared, other programs can guess the state (and thus the history)
- E.g. caches, branch predator, prefetcher, etc.

Flushing state can erase the history.

- Not really supported today
- Will have negative performance impact



Memory hierarchy aims to improve system performance by hiding memory access latency (creating fast and slow executions paths); and parts of the hierarchy area a shared resource.

- Cache replacement logic
 - Inclusive caches
 - Non-inclusive caches
 - Exclusive caches
- Prefetcher logic
 - Also speculative instruction fetching from processor core
- Memory controller
- Interconnect
- Coherence bus



Side channels can now be classified into two categories:

- Classical which do not require speculative execution
- **Speculative** which are based on speculative execution

Difference is victim is not fully in control of instructions they execute (i.e. some instructions are executed speculatively)

Root cause of the attacks remains the same

Defending classical attacks defends speculative attacks as well, but not the other way around

State of functional unit is modified by victim and it can be observed by the attacker via timing changes

Focusing only on speculative attacks does not mean classical attacks are prevented, e.g. defenses for cache-based attacks



The Orange Book, also called the Trusted Computer System Evaluation Criteria (TCSEC), specifies that a channel bandwidth exceeding a rate of **100 bps is a high bandwidth channel**.



© Jakub Szefer, Wenjie Xiong, and Shuwen Deng (rev. 2019-05-05)



Side channels can be used to detect or observe system operation.

- Measure timing, power, EM, etc. to detect unusual behavior
- Similar to using performance counters, but attacker doesn't know measurement is going on

Tension between side channels as attack vectors vs. detection tools

• Side channels are mostly used for attack today

Side Channels due to Physical Emanations



Side-channels can be also observed from outside of the computer system, notably through physical emanations.

Thermal	possible in data centers without physical presence.				
ElectromagneticAcoustic	Require measuring EM radiation. Today need dedicated equipment.				
	Require measuring sound. Today need dedicated equipment.				

See Part 2 of the tutorial for more on side channels.

Secure Processor Architectures

Memory Protections

Side Channel Threats and Protections

Speculative or Transient Execution Threats

Principles of Secure Processor Architecture Design



Prediction and Speculation in Modern CPUs

Prediction is one of the six key features of modern processor

- Instructions in a processor pipeline have dependencies on prior instructions which are in the pipeline and may not have finished yet
- To keep pipeline as full as possible, prediction is needed if results of prior instruction are not known yet
- Prediction can be done for:
 - Control flow
 - Data dependencies
 - Actual data (also called value prediction)
- Not just branch prediction: prefetcher, memory disambiguation, ...







Speculation causes transient execution to exist in modern processors

- During transient execution, processor state is modified
- If state (architectural or micro-architectural) is not properly cleaned up when mispredicted instructions are squashed, sensitive data can be leaked out

Attacks based on transient execution have two parts:

- 1. Leverage speculation to execute some code transiently, which modifies processor state based on some secret value
- 2. Use a side-channel to extract the information from the processor state

Mitigation Techniques for Attacks due to Speculation



- 1. Prevent or disable speculative execution addresses Speculation Primitives
 - Overheads are not clear, application specific
 - Today there is no user interface for fine grain control of speculation
- 2. Limit attackers ability to influence predictor state addresses Speculation Primitives
 - Some proposals exist to add new instructions to minimize ability to affect branch predictor state, etc.
- 3. Minimize attack window addresses Windowing Gadgets
 - Ultimately would have to improve performance of memory accesses, etc.
 - Not clear how to get exhaustive list of all possible windowing gadget types
- 4. Track sensitive information (information flow tracking) addresses Disclosure Gadgets
 - Stop transient speculation and execution if sensitive data is touched
 - Users must define sensitive data
- 5. Prevent timing channels addresses Disclosure Primitives
 - Add secure caches

Mitigation Techniques for Attacks due to Faults

1. Evaluate fault conditions sooner

• Will impact performance, not always possible

2. Limit access condition check races

• Don't allow accesses to proceed until relevant access checks are finished

See Part 3 of the tutorial for more on speculative execution.

Secure Processor Architectures

Memory Protections

Side Channel Threats and Protections

Speculative or Transient Execution Threats

Principles of Secure Processor Architecture Design



- 3. Allow TCB Introspection
- Authenticate and Continuously Monitor TEE and TCB 4.

Protect Off-chip Communication and Memory

Additional design suggestions:

- Avoid code bloat
- Minimize TCB

1.

2.

- Ensure hardware security (Trojan prevention, supply chain issues, etc.)
- Use formal verification

Four principles for secure processor architecture design based on existing designs and also on ideas about what ideal design should look like are: Architectural state

Principles of Secure Processor Architecture Design

٠

Micro-architectural state

sharing of hardware

Due to spatial or temporal

Protect Off-chip Communication and Memory



Off-chip components and communication are untrusted, need protection with encryption, hashing, access pattern protection.

Open research challenges:

E.g.

- Performance
- Key distribution





When switching among protected software and other software or other protected software, need to flush the state, or save and restore it, to prevent one software influencing another.

Open research challenges:

- Performance
- Finding all the state to flush or clean
- Isolate state during concurrent execution

defend

• ISA interface to allow state flushing





Need to ensure correct execution of TCB, through **open access to TCB design**, **monitoring**, **fingerprinting**, and **authentication**.

Open research challenges:

- ISA interface to introspect TCB
- Area, energy, performance costs due extra features for introspection
- Leaking information about TCB or TEE



Authenticate and Continuously Monitor TEE and TCB

Monitoring of software running inside TEE, e.g. TSMs or Enclaves, gives assurances about the state of the protected software.

Likewise monitoring TCB ensures protections are still in place.

Open research challenges:

- Interface design for monitoring
- Leaking information about TEE

E.g. continuous monitoring of a TEE can help prevent TOC-TOU attacks.





Pitfalls and Fallacies

- Pitfall: Security by Obscurity
- Fallacy: Hardware Is Immutable
- Pitfall: Wrong Threat Model
- Pitfall: Fixed Threat Model
- Pitfall: Use of Outdated or Custom Crypto
- Pitfall: Not Addressing Side Channels
- Pitfall: Requiring Zero-Overhead Security
- Pitfall: Code Bloat
- Pitfall: Incorrect Abstraction

E.g. recent attacks on industry processors.

Most actually realized architectures use a security processor (e.g. ME or PSP).

E.g. original SGX did not claim side channel protection, but researchers attacked it.

Most designs are one-size-fits all solutions.

E.g. today's devices will be in the field for many years, but do not use post-quantum crypto.

Most architectures underestimate side channels.

Performance-, area-, or energy-only focused designs ignore security.

E.g. rather than partition a problem, large code pieces are ran instead TEEs; also TCB gets bigger and bigger leading to bugs.

Abstraction (e.g. ISA assumptions) does not match how device or hardware really behaves.



Pitfalls and Fallacies

٠

. . .

• Pitfall: Focus Only on Speculative Attacks

Defending only speculative attacks does not ensure classical attacks are also protected





15:30 – 16:10 Secure Processor Architectures

- 16:10 16:20 Break
- 16:20 17:10 Secure Processor Caches
- 17:10 17:20 Break
- 17:20 18:00 Transient Execution Attacks and Mitigations
- 18:00 Wrap Up

Slides and information at:

http://caslab.csl.yale.edu/tutorials/host2019/

WiFi Information: Network: Hilton-Meeting, Password: HOST2019



Secure Processor Caches



Jakub Szefer





Shuwen Deng

Dept. Of Electrical Engineering Yale University



Cache Timing Side-Channel Attacks

Secure Cache Techniques

Secure Cache Architectures

Cache Timing Attacks Continue to Raise Concerns

- Cache timing attacks have a long history, but the research on attacks and defenses is still a very active field
- Timing attacks using caches, and other cache-like structures, often target cryptographic software
- Very difficult to write "constant time" software, so attacks are still potent
- Attacks can achieve quite high bandwidth in idealized settings, about 1Mbps or more

Number of Papers on "Cache Timing Attacks" (Google Scholar Statistics)





Cache Timing Attacks Continue to Raise Concerns

- There is renewed interest in timing attacks due to Transient Execution Attacks (i.e. Spectre, Meltdown, and their various variants)
- Most of them use transient executions and leverage cache timing attacks
- Variants using cache timing attacks (side or covert channels):

Variant 1: Variant 1.1: Variant 1.2: Variant 2: Variant 3: Variant 3a: Variant 4: (none)	Bounds Check Bypass (BCB) Bounds Check Bypass Store (BCBS) Read-only protection bypass (RPB) Branch Target Injection (BTI) Rogue Data Cache Load (RDCL) Rogue System Register Read (RSRR) Speculative Store Bypass (SSB) LazyFP State Restore	Spectre Spectre Spectre Meltdown Spectre-NG Spectre-NG Spectre-NG 3	
Variant 5:	Return Mispredict	SpectreRSB	

NetSpectre, Foreshadow, SGXSpectre, or SGXPectre SpectrePrime and MeltdownPrime (both use Prime+Probe instead of original Flush+Reload cache attack)
Cache Timing Attacks

- Attacker and Victim
 - Victim (holds security critical data)
 - Attacker (attempts to learn the data)
- Attack requirement
 - Attacker has ability to monitor timing of cache operations made by the victim or by self
 - Can control or trigger victim to do some operations using sensitive data
- Operations having timing differences
 - Memory accesses: load, store
 - Data invalidation: different flushes (clflush, etc.), cache coherence
- Side-Channel vs. Covert-Channel Attack
 - Side channel: victim is not cooperating
 - Covert channel: victim (sender) works with attacker easier to realize and higher bandwidth
- Many Known Attacks: Prime+Probe, Flush+Reload, Evict+Time, or Cache Collision Attack





Prime-Probe Attacks

Osvik, D. A., Shamir, A., & Tromer, E, "Cache attacks and countermeasures: the case of AES". 2006.

2- Victim accesses critical data



1- Attacker primes
each cache set
3- Attacker probes each
cache set (measure time)



Flush-Reload Attack

Yarom, Y., & Falkner, K. "FLUSH+ RELOAD: a high resolution, low noise, L3 cache side-channel attack", 2014.

2- Victim accesses critical data



1- Attacker flushes
each line in the cache
3- Attacker reloads critical
data by running specific
process (measure time)





Evict-Time Attack

Osvik, D. A., Shamir, A., & Tromer, E, "Cache attacks and countermeasures: the case of AES". 2006.



HOST Tutorial 2019 © Jakub Szefer, Wenjie Xiong, and Shuwen Deng (rev. 2019-05-05)



Cache Collision Attack

Bonneau, J., & Mironov, I. "Cache-collision timing attacks against AES", 2006.







Timing attacks do not only leverage caches, but any cache-like structure with varying timing (due to hits or missies in the structure) can be vulnerable to timing attacks



Understanding All Possible Timing Attacks

- The Prime+Probe, Flush+Reload, Evict+Time, or Cache Collision attacks are just some of the possible timing attacks
- Defenders need to understand all possible types of attacks, as attacker just needs to find out that works but defenders need to protect all types of attacks
- A recent 3-step model can be used to understand timing attacks...



A Three-Step Model for Cache Attack Modeling

Deng, S., Xiong, W., Szefer, J., "Analysis of Secure Caches and Timing-Based Side-Channel Attacks", 2019

Observation:

- All the existing cache timing attacks within three memory operations \rightarrow three-step model
- Cache replacement policy the same to each cache block \rightarrow focus on one cache block

The Three-Step Single-Cache-Block-Access Model

Step1	-₩	Step2	-₩	Step3 (fast/slow)
The initial state of		Memory		Final memory
the cache block		operation alters		operations and
set by a memory		the state of the		timing observation
operation		cache		(fast/slow)

- Analyzed possible states of the cache block + used cache three-step simulator and reduction rules derive all the effective vulnerabilities
- There are 72 possible cache timing attack types



Three-Step Single-Cache-Block-Access Model (cont'd)

Deng, Shuwen, Xiong, Wenjie, Szefer, Jakub, "Analysis of Secure Caches and Timing-Based Side-Channel Attacks", 2019 Deng, Shuwen, Xiong, Wenjie, Szefer, Jakub, "Cache Timing Side-Channel Vulnerability Checking with Computation Tree Logic", 2018

- There are in total 17 possible states for each of the steps
- Exhaustively listed all 17 (step1) * 17 (step2) * 17 (step3) = 4913 three-step patterns
- Used cache three-step simulator and reduction rules to find all the strong effective vulnerabilities
- In total 72 strong effective vulnerabilities were derived and presented





Exhaustive List of Cache Timing Side- Channel Attacks



Deng, S., Xiong, W., Szefer, J., "Analysis of Secure Caches and Timing-Based Side-Channel Attacks", 2019

	Attack		Vulnerabili	ty Type	Macro		Attack		Vulnerabilit	у Туре	Macro	A 4 4 m - 1-
	Strategy	$Step \ 1$	$Step \ 2$	$Step \ 3$	Type	Attack	Strategy	Step 1	$Step \ 2$	Step 3	Type	Attack
	-	A vinv	v_u	V_a (last) V_a (feat)	111	(2) (2)		$A^{inv}_{V^{inv}}$	V_u	V_a^{inv} (slow) V^{inv} (slow)	IH	new
Casha	-	<i>V A z</i>		V_a (last) V_z (fast)	IH	(2) (2)	Cache Internal	Ad	V _u V _u	$V_a^{(\text{SIOW})}$	IH	new
Cache	Cache	$\frac{N_d}{V_d}$	$\frac{V_u}{V_u}$	V_a (fast)	IH	(2) (2)	Invalidation		Vu	$V_a^{(blow)}$	IH	new
Collicion	Collision	A _{aalias}	$\frac{u}{V_u}$	V_a (fast)	IH	(2)	invandation	A _{alias}	Vu	V_{a}^{inv} (slow)	IH	new
COMPION		Valias	V_u	V_a (fast)	IH	(2)		Valias	V_u	V_a^{inv} (slow)	IH	new
		A_a^{inv}	V_{u}	V_a (fast)	IH	(2)		A_a^{inv}	V_u	V_a^{inv} (slow)	IH	(1)
		$V_a^{\bar{i}nv}$	V_{u}	V_a (fast)	IH	(2)	Flush + Flush	V_a^{inv}	V_u	V_a^{inv} (slow)	IH	(1)
		A_a^{inv}	V_{u}	A_a (fast)	EH	(5)	Fiush Fiush	A_a^{inv}	V_u	A_a^{inv} (slow)	EH	(1)
		V_a^{inv}	V_u	$A_a $ (fast)	EH	(5)		V_a^{inv}	V_u	A_a^{inv} (slow)	EH	(1)
		A^{inv}	V_{u}	$A_a \ ({\rm fast})$	EH	(5)		A^{inv}	V_u	A_a^{inv} (slow)	EH	new
Eluch+	Flush - Relead	V^{inv}	V_u	A_a (fast)	EH	(5)		V ^{inv}	V_u	A_a^{inv} (slow)	EH	new
i iusii i	T Reload	A_d	V_u	A_a (fast)	EH	(5)	Flush + Reload	A_d	V_u	A_a^{inv} (slow)	EH	new
Roload		V_d	V_u	A_a (fast)	EH	(5)	Invalidation	V _d	V_u	A_a^{inv} (slow)	EH	new
Reibau	-	A _a alias	$\frac{V_u}{V_u}$	A_a (fast)	EH	(5)		$A_{a^{alias}}$	V_u	A_a^{inv} (slow)	EH	new
		v_{a} alias	v_u	A_a (last)	ЕП	(5)	Dalaad I (Dima	Valias	V_u	A_a^{inv} (slow)	EH	new
	+ Time	$\frac{v_u}{u^{inv}}$	Aa	V_u (fast)	ЕП	new	Reload + Time	V_u^{inv}	A_a	V_u^{inv} (slow)	EH	new
-	Thie	Vu	Va vinv	V_u (fast)	IH	new	Invalidation	Vulle		V_u^{inv} (slow)	IH	new
	Flush	Aa	$\frac{V_{u}^{inv}}{V^{inv}}$	A_a (slow) V_a (slow)	LIVI	(6)	Flush + Probe	A_a	V_{u}^{inv}	A_a^{inv} (fast)	EM	new
F	+ Probe		$\frac{V_u}{V^{inv}}$	V_a (slow)	EM	new	Invalidation	A_a	V ^{inv} V ^{inv}	$V_a^{(\text{fast})}$	IM FM	new
EVICT+	· -		$\frac{V_u}{V^{inv}}$	X_a (slow) V_{-} (slow)	IM	new	invandation		V_{u} V^{inv}	$A_a^{(1ast)}$	IM	new
T:	Evict	V _a V _u	A	V_a (slow)	EM	(1)	Evict + Time		<u>v</u> <u>u</u>	V_a (last) V^{inv} (fast)	EM	new
rime	+ Time	$\frac{V_u}{V_u}$	Aa	V_{μ} (slow)	EM	(1)	Invalidation		Aa	$V_u^{(\text{rast})}$	EM	new
	Prime	A_d	V_u	A_d (slow)	EM	(4)	Prime + Probe	A	Va	A^{inv} (fast)	EM	new
Drimot	+ Probe	A_a	V_{u}	A_a (slow)	EM	(4)	Invalidation	Aa	Vu	A^{inv} (fast)	EM	new
FIIIIe+		V_{μ}	V_{a}	V_{u} (slow)	IM	(3)	Pernatoin'a	V_u	Va	V_{μ}^{inv} (fast)	IM	new
Probe	Bornstoin's	-		V (alory)	IM	(2)	Invalidation	V_u	V_d	V_{u}^{inv} (fast)	IM	new
11050	Attack	$\frac{v_u}{V_i}$		V_u (slow)	IM	(3)	Attack	V_d	V_u	V_d^{inv} (fast)	IM	new
		V_a	$\frac{V_u}{V_u}$	V_d (slow)	IM	(3)		V_a	V_u	V_a^{inv} (fast)	IM	new
	Evict	V_d	$\frac{V_u}{V_u}$	A_d (slow)	EM	new	Evict + Probe	V_d	V_u	A_d^{inv} (fast)	EM	new
	+ Probe	V_a	V_u	A_a (slow)	EM	new	Invalidation	V_a	V_u	$A_a^{\overline{i}nv}$ (fast)	EM	new
ŀ	Prime	A_d	V_{u}	V_d (slow)	IM	new	Prime + Time	A_d	V_u	V_d^{inv} (fast)	IM	new
	+ Time	A_a	V_{u}	V_a (slow)	IM	new	Invalidation	A_a	V_u	V_a^{inv} (fast)	IM	new
	Flush	V_u	A_a^{inv}	V_u (slow)	EM	new	Flush + Time	V_u	A_a^{inv}	V_u^{inv} (fast)	EM	new
	+ Time	V_u	V_a^{inv}	V_u (slow)	IM	new	Invalidation	V_u	V_a^{inv}	V_u^{inv} (fast)	IM	new

(1) Evict + Time attack [31].

(2) Cache Internal Collision attack [4].

(3) Bernstein's attack [2].

(4) Prime + Probe attack [31,33], Alias-driven attack [16].

(5) Flush + Reload attack [50,49], Evict + Reload attack [15].

(6) SpectrePrime, MeltdownPrime attack [41].

(1) Flush + Flush attack [14].

Understanding All Possible Timing Attacks

- The Prime+Probe, Flush+Reload, Evict+Time, or Cache Collision attacks are just some of the possible timing attacks
- Defenders need to understand all possible types of attacks, as attacker just needs to find out that works but defenders need to protect all types of attacks
- A recent 3-step model can be used to understand timing attacks...

...most attacks have been known in literature under various names, but:

- Possible new, untested attacks exist
- Systematic approach to checking for attacks is necessary, not just for caches, but TLBs and other cache-like structures.





Cache Timing Side-Channel Attacks

Secure Cache Techniques

Secure Cache Architectures

Motivation for Design of Secure Caches

- Software defenses are possible (e.g. page coloring or "constant time" software)
- Require software writers to consider timing attacks, and to consider all possible attacks, if new attack is demonstrated (e.g. from the 3-step model) previously written secure software may no longer be secure
- Root cause of timing attacks are caches themselves
 - Correctly functioning caches can leak critical secrets like encryption keys when the cache is shared between victim and attacker
 - Need to care about different levels for the cache hierarchy, different kinds of caches and cache-like structures
- Secure processor architectures also are affected by timing attacks on caches
 - E.g., Intel SGX is vulnerable to some Spectre variants
 - E.g., Cache timing side-channel attacks are possible in ARM TrustZone
 - Secure processors must have secure caches



Deng, S., Xiong, W., Szefer, J., "Analysis of Secure Caches and Timing-Based Side-Channel Attacks", 2019



- Numerous academic proposals have presented different secure cache architectures that aim to defend against different cache-based side channels.
- To-date there are 17 secure cache proposals
- They share many similar, key techniques

Secure Cache Techniques:

- Partitioning isolates attacker and victim
- Randomization randomizes address mapping or data brought into the cache
- Differentiating Sensitive Data allows fine-grain control of secure data

Goal of all secure caches is to minimize interference between victim and attacker or victim themselves

Different Types of Interference Between Cache Accesses

Deng, S., Xiong, W., Szefer, J., "Analysis of Secure Caches and Timing-Based Side-Channel Attacks", 2019

Where the interference happens

- External-interference vulnerabilities
 - Main interference (e.g., eviction of one party's data from the cache or observing hit of one party's data) happens between the attacker and the victim
- Internal-interference vulnerabilities
 - Main interference happens within the victim's process itself

Memory reuse conditions

- Hit-based vulnerabilities
 - Cache hit (fast)
 - Invalidation of the data when the data is in the cache (slow)
 - More operation needed (e.g., write back the dirty data)
- Miss-based vulnerabilities
 - Cache miss (slow)
 - Invalidation of the data when the data is in the cache (fast)





Partitioning

- Goal: limit the victim and the attacker to be able to only access a limited set of cache blocks
- **Partition among security levels:** High (higher security level) and Low (lower security level) or even more partitions
- Type: Static partitioning v.s. dynamic partitioning
- Partitioning based on:
 - Whether the memory access is victim's or attacker's
 - Where the access is to (e.g., to a sensitive or not memory region)
 - Whether the access is due to speculation or out-of-order load or store, or it is a normal operations

Partitioning granularity:

- Cache sets
- Cache lines
- Cache ways

Partitioning (cont'd)

- **Partitioning usually targets external interference**, but are weak at internal interference
 - Interference between the attack and the victim partition becomes impossible
 - \rightarrow attacks based on these types of external interference will fail
 - Interference within victim itself is still possible
- Wasteful in terms of cache space and degrades system performance
 - Dynamic partitioning can help limit the negative performance and space impacts
 - At a cost of revealing some side-channel information when adjusting the partitioning size for each part Core 0
 - Does not help with internal interference
- Partitioning in hardware or software
 - Hardware partitioning
 - Software partitioning
 - E.g. page-coloring



Image: https://www.aerodefensetech.com/component /content/article/adt/features/articles/20339

CPU

Core 0

Cache

Partition





						Partit	on				
Feature		Dynar	nic	aaaba	aaaba	aaaba	2000	ooftwara		rolov	oonoitivo
L1	Static	flush adjusted	partial flush	set	way	line	coloring	monitor	CAT	inclusive	data
L1 Cache											
Lower (LLC)											
TLB											

Randomization

• Inherently de-correlate the relationship among:

Information of victim's security critical data's normal or speculatively-brought address Observed timing from cache hit or miss

Observed timing of flush or cache coherence operations

- Randomize the address to cache set mapping
- Random fill
- Random eviction
- Random delay
 - The mutual information from the observed timing could be reduced to 0
- Can be used to reduce miss-based internal interference vulnerabilities
 - May still suffer from hit-based vulnerabilities
- Require a fast and secure random number generator
- Mostly cache-line-based and can be combined with differentiating sensitive data for efficiency



			Ranc	Iomizatior	1	
Feature	randomize cache set mapping	random fill	random evict	encrypt address	key reconstruction	random delay
L1 Cache						
Lower (LLC)						
TLB						

Differentiating Sensitive Data



- Allows the victim or attacker software or management software to explicitly label a certain range of the data of victim which they think are sensitive
- Can **use new cache-specific instructions** to protect the data and limit internal interference between victim's own data
 - E.g., it is possible to disable victim's own flushing of victim's labeled data, and therefore prevent vulnerabilities that leverage flushing
- Allows the designer to have stronger control over security critical data
 - How to identify sensitive data and whether this identification process is reliable are open research questions
 Set-associative cache
- Independent of whether a cache uses partitioning or randomization
- Has advantage in preventing internal interference



,	

		Diffe	rentiating	g sensitive o	data	
Feature	secure or non- secure	speculative or not	tag hit	tag + id hit	lock bit	protection bit
L1 Cache						
Lower (LLC)						
TLB						

Secure Cache Feature Summary

					Ρ	artitic	on						Ra	ndon	nizati	on			Di Se	fferer ensitiv	ntiatir ve Da	ng Ita		edit
iture		Dyna	amic	et	Ŋ	e	ʻing	onitor		sive	lata	ache ing	iii	/ict	ress	tion	elay	-uor	e or		nit		bit	gram eded
Fea	Static	flush adjusted	partial flush	cache se	cache wa	cache lir	page color	software mo	САТ	relax inclus	sensitive c	randomize c set mappi	random f	random ev	encrypt add	key reconstruc	random de	secure or r secure	speculativ not	tag hit	tag +id h	lock bit	protection	User Pro nee
L1 Cache																								
Lower (LLC)																								
TLB																								



Cache Timing Side-Channel Attacks

Secure Cache Techniques

Secure Cache Architectures

Secure Caches

Deng, Shuwen, Xiong, Wenjie, Szefer, Jakub, "Analysis of Secure Caches and Timing-Based Side-Channel Attacks", 2019

17 different secure caches exist in literature:

Partitioning-based caches

 Static Partition (SP) cache, SecVerilog cache, SecDCP cache, Non-Monopolizable (NoMo) cache, SHARP cache, Sanctum cache, MI6 cache, Invisispec cache, CATalyst cache, DAWG cache, RIC cache, Partition Locked (PL) cache

Randomization-based caches

 SHARP cache, Random Permutation (RP) cache, Newcache, Random Fill (RF) cache, CEASER cache, Non-deterministic cache

Differentiating sensitive data

 CATalyst cache, Partition Locked (PL) cache, Random Permutation (RP) cache, Newcache, Random Fill (RF) cache, CEASER cache, Non-deterministic cache

Static Partition (SP) Cache

He, Z., and Lee, R.. "How secure is your cache against side-channel attacks?", 2017. Lee, R., et al. "Architecture for protecting critical secrets in microprocessors." In ACM SIGARCH Computer Architecture News, vol. 33, no. 2, pp. 2-13. IEEE Computer Society, 2005.

- Basic Design for partition based caches
 - Statically partition the cache for victim and attacker
 - Victim and attacker have different cache ways (or sets)
 - No eviction of the cache line between different processes is allowed
 - Data reuse can be allowed between processes
 - Performance is degraded



HOST Tutorial 2019 © Jakub Szefer, Wenjie Xiong, and Shuwen Deng (rev. 2019-05-05)



					Ρ	artitic	on						Ra	ndor	nizati	on			Di S∉	fferei ensiti	ntiatir ve Da	ng ata		edit
ture		Dyna	amic		~	Ø	bu	nitor		ive	ata	ache Ig	II	ict	ssə.	ion	ay	-uo	or		t		bit	gram ded
Feat	Static	flush adjusted	adjusted partial flush	cache se	cache wa	cache line	page colori	software mo	CAT	relax inclus	sensitive d	randomize ca set mappir	random fi	random ev	encrypt addr	key reconstruct	random del	secure or n secure	speculative not	tag hit	tag +id hi	lock bit	protection	User Proç nee
L1 Cache																								
Lower (LLC)																								
TLB																								



SecVerilog Cache

Zhang, D., Askarov, A., & Myers. "Language-based control and mitigation of timing channels", 2012.

- Statically partitioned but allow specific information sharing
 - Statically partitioned to different regions (H (High) and L (Low) security)
 - by different ways
 - Different instructions are tagged with different labels (H and L)
 - H instruction can read H and L partition
 - L instruction can only read L partition
 - Read/write miss, H and L instruction can only modify their own partition (except data will be moved from H to L partition for L miss)







SecVerilog Cache Secure Feature Summary

					Ρ	artitic	on						Ra	ndon	nizati	on			Di Se	iffere ensiti	ntiatir ve Da	ng ata		edit
ture		Dyna	amic	tt.	>	Ø	bu	nitor		ive	ata	ache 1g	=	ict	ess	ion	ay	-uo	or		t.		bit	gram ded
Feat	Static	flush adjusted	partial flush	cache se	cache wa)	cache line	page colori	software mo	CAT	relax inclus	sensitive d	randomize ca set mappir	random fi	random ev	encrypt addr	key reconstruct	random del	secure or n secure	speculative not	tag hit	tag +id hi	lock bit	protection	User Proç nee
L1 Cache																								
Lower (LLC)																								
TLB																								

SecDCP Cache

Wang, Y., et al. "SecDCP: secure dynamic cache partitioning for efficient timing channel protection", 2016.

- Build on the SecVerilog cache
- Dynamically partitioned
 - Security classes H (High) and L (Low) security, or more
 - by different ways
 - Adjust the ways assigned to L
 - When adjusting ways
 - Change from L's to H's
 - · Cache line is flushed before reallocating
 - Change from H's to L's
 - H lines remain unmodified
 - Reduce extra performance overhead and protect the confidentiality
 - May leak timing information when changing from H's to L's



SecDCP Cache Secure Feature Summary

					Pa	artitic	on						Ra	ndon	nizati	on			Di Se	fferei ensitiv	ntiatir ve Da	ng Ita		edit
ture		Dyna	amic	t	v	Ð	bu	nitor		ive	ata	ache 1g	=	ict	'ess	ion	ay	-uo	e or		it		bit	gram ded
Feat	Static	flush adjusted	partial flush	cache se	cache wa	cache line	page colori	software mo	CAT	relax inclus	sensitive d	randomize ca set mappir	random fi	random ev	encrypt addr	key reconstruct	random del	secure or n secure	speculative not	tag hit	tag +id hi	lock bit	protection	User Proç nee
L1 Cache																								
Lower (LLC)																								
TLB																								

Domnitser, L., et al. "Non-monopolizable caches: Low-complexity mitigation of cache side channel attacks", 2012.

- Dynamically partitioned
 - Process-reserved ways and unreserved ways
 - *N* : number of ways, *M* : number of SMT threads, *Y* each thread's exclusively reserved blocks, $Y \in [0, floor(\frac{N}{M})]$. E.g.,
 - NoMo-0: traditional set associative cache
 - NoMo- $floor(\frac{N}{M})$: partitions evenly for the different threads and no non-reserved ways Order of cache accesses:
 - NoMo-1:

Phase i Phase ii Phase	III Pha	se iv Pi	lase v	
	Way 0	Way 1	Way 2	Way 3
Contents of set S after Phase I	A1	A2	A3	
Contents of set S after Phase II	A1	A2	A3	V1
Contents of set S after Phase III	A1	A2	A3	V1
Contents of set S after Phase IV	A1	V2	A3	V1
Contents of set S after Phase V	A1	A3	A2	V1

A1, A2, A3, **V1**, **V1**, A1, A2, A3, **V1**, **V2**, A1, A2, A3

 When adjusting number of blocks assigned to each thread, Y blocks are invalidated



NoMo Cache Secure Feature Summary

	Partition												Ra	ndor	nizati	on		Differentiating Sensitive Data						edit			
Feature	Static	Dyna	amic	cache set	L.	L.	L.	>	0	bu	nitor		ive	ata	ache ng	=	ict	ess	ion	ay	-uo	or		t		bit	gram ded
		flush adjusted	partial flush		cache way	cache line	page colori	software mor	САТ	relax inclusi	sensitive da	randomize ca set mappir	random fi	random ev	encrypt addr	key reconstruct	random del	secure or n secure	speculative not	tag hit	tag +id hi	lock bit	protection	User Proç nee			
L1 Cache																											
Lower (LLC)																											
TLB																											



Partitioning-Based Secure Caches vs. Attacks (a)

Deng, S., Xiong, W., Szefer, J., "Analysis of Secure Caches and Timing-Based Side-Channel Attacks", 2019

	SP cache	SecVerilog cache	SecDCP cache	NoMo cache		
external miss-based attacks						
internal miss-based attacks						
external hit-based attacks						
internal hit-based attacks						



SHARP Cache

Yan, M., et al. "Secure hierarchy-aware cache replacement policy (SHARP): Defending against cache-based side channel attacks", 2017.

- Use both partitioning and randomization scheme
- Mainly designed to prevent eviction based attacks
- Cache block augmented with the core valid bits (CVB, similar to process ID)
 cache line | CVB |
- Replacement policy
 - Cache hit is allowed among different processes
 - Cache misses and data to be evicted following the order:
 - (1) Data not belonging to any current processes
 - (2) Data belonging to the same process
 - (3) Random data in the cache set + an interrupt generated to the OS
 - Eviction between different processes becomes random
- Disallow flush (*clflush*) in the R or X model
 - Invalidation using cache coherence is still possible



Feature					Р	artitic	on					Randomization							Differentiating Sensitive Data					
		Dynamic					бı	litor		e ve	ta	che g		ct	ess	ess on	y	-u	or				oit	ram
	Static	flush adjusted	partial flush	cache set	cache set cache way	cache line	page colorir	software mon	САТ	relax inclusi	sensitive da	randomize ca set mappin	random fil	random evi	encrypt addro	key reconstructi	random dela	secure or no secure	speculative not	tag hit	tag +id hit	lock bit	protection k	User Progr
L1 Cache																								
Lower (LLC)																								
TLB																								




Costan, V., Ilia L., and Srinivas D., "Sanctum: Minimal hardware extensions for strong software isolation", 2016.

- Sanctum
 - Open-source minimal secure processor
 - Provide strong provable isolation of software modules running concurrently and sharing resources
 - Isolate enclaves (Trusted Software Module equivalent) from each other and OS
- Cover L1 cache, TLB and last-level cache (LLC)
 - L1 cache and TLB
 - Security monitor (software) flushes core-private cache lines to achieve isolation
 - LLC
 - Page-coloring-based cache partitioning ensure per-core isolation between OS and enclaves
 - Assign each enclave or OS to different DRAM address regions

Sanctum Cache Secure Feature Summary

					P	artitio	on						Ra	ndon	nizati	on			Di Se	fferer ensitiv	ntiatir ve Da	ng Ita		edit
ture		Dyna	amic		>	Ð	bu	nitor		ive	ata	ache Jg	=	ict	ess	ion	ay	-uo	, or		t		bit	gram ded
Feat	Static	flush adjusted	partial flush	cache se	cache wa	cache line	page colori	software mo	CAT	relax inclus	sensitive d	randomize ca set mappir	random fi	random ev	encrypt addr	key reconstruct	random del	secure or n secure	speculative not	tag hit	tag +id hi	lock bit	protection	User Proç nee
L1 Cache																								
Lower (LLC)																								
TLB																								

CATalyst Cache

Liu, F., et al, "Catalyst: Defeating last-level cache side channel attacks in cloud computing", 2016.



- Targets at LLC
- Use Cache Allocation Technology (CAT) to do coarse partition
 - Available for some Intel processors
 - Allocates up to 4 different Classes of Services (CoS) for separate cache ways
 - Replacement of cache blocks is only allowed within a certain CoS.
 - Partition the cache into secure and non-secure parts
- Use software to do fine partition
 - Secure pages not shared by more than one VM
 - Pesudo-locking mechanism pins certain page frames (immediately bring back after eviction)
 - Malicious code cannot evict secure pages



© Jakub Szefer, Wenjie Xiong, and Shuwen Deng (rev. 2019-05-05)

CATalyst Cache Secure Feature Summary

					Ρ	artitic	on						Ra	ndon	nizati	on			Di Se	ifferei ensiti	ntiatir ve Da	ng Ita		edit
:ure		Dyna	amic	t	`	0	bu	nitor		ive	ata	ache ng	=	ict	ess	ion	ay	-uo	or		t		bit	gram ded
Feat	Static	flush adjusted	partial flush	cache se	cache wa	cache line	page colori	software mo	CAT	relax inclus	sensitive d	randomize ca set mappir	random fi	random ev	encrypt addr	key reconstruct	random del	secure or n secure	speculative not	tag hit	tag +id hi	lock bit	protection	User Proç nee
L1 Cache																								
Lower (LLC)																								
TLB																								

CATalyst Cache

Liu, Fangfei, et al. "Catalyst: Defeating last-level cache side channel attacks in cloud computing", 2016.

- Implicitly performs preloading
 - Remap security-critical code or data to secure pages
- Flushes can only be done within each VM
 - Secure pages are reloaded immediately after the flush
 - Done by virtual machine monitor
 - Make sure all the secure pages are pinned in the secure partition
 - Assume security critical data is able to fit within the secure partition of the cache
- Cache coherence
 - Assign secure pages to only one processor and not sharing pages among VMs



Relaxed Inclusion Caches (RIC)

 $Kayaalp,\,M.,\,et\,al,\,"RIC:\,relaxed\,\,inclusion\,\,caches\,for\,mitigating\,LLC\,side-channel\,attacks",\,2017.$

- Defend against eviction-based timing-based attacks
- Targets on LLC
- · Cache replacement of inclusive cache
 - For normal cache
 - Eviction of data in the LLC will cause the same data in L1 cache to be invalidated
 - Eviction-based attacks in the higher level cache possible
 - Attacker is able to evict victim's security critical cache line
 - RIC cache
 - Single relaxed-inclusion bit set
 - Corresponding LLC line eviction will not cause the same line in the higher-level cache to be invalidated
 - Two kinds of data with the bit set
 - Read-only data
 - Threat private data
 - Above two should cover all the critical data for ciphers





					Ρ	artitic	on						Ra	ndon	nizati	on			Di Se	fferer ensitiv	ntiatir ve Da	ng Ita		edit
ure		Dyna	amic	t I	>	Ċ)	bu	nitor		ive	ata	ache ng	=	ict	ess	ion	ay	-uo	or		t		bit	gram ded
Feat	Static	flush adjusted	partial flush	cache se	cache wa	cache line	page colori	software mo	САТ	relax inclus	sensitive da	randomize ca set mappir	random fi	random ev	encrypt addr	key reconstruct	random del	secure or no secure	speculative not	tag hit	tag +id hi	lock bit	protection	User Proç nee
L1 Cache																								
Lower (LLC)																								
TLB																								



Partition Locked (PL) Cache

Wang, Z., and Lee, R.B., "New cache designs for thwarting software cache-based side channel attacks", 2007.

- Dynamically partitioned each cache lines
 - Cache line extended with process identifier (ID) and a locking bit (L)
 - ID and L are controlled by extending load/store instruction
 - Id.lock/Id.unlock & st.lock/st.unlock
 - Replacement policy (D: brought in; R: replaced)



ID

Original cache line



					Р	artitic	on						Ra	ndor	nizati	on			Di Se	fferei ensiti	ntiatir ve Da	ng Ita		edit
ture		Dyna	amic	t	~	Ø	bu	nitor		ive	ata	ache 1g	II	ict	ess.	ion	ay	-uo	e or		it		bit	gram ded
Feat	Static	flush adjusted	partial flush	cache se	cache wa	cache lin	page colori	software mo	CAT	relax inclus	sensitive d	randomize ca set mappi	random fi	random ev	encrypt addı	key reconstruct	random del	secure or n secure	speculative not	tag hit	tag +id hi	lock bit	protection	User Proç nee
L1 Cache																								
(LLC) Lower																								
TLB																								



Deng, S., Xiong, W., Szefer, J., "Analysis of Secure Caches and Timing-Based Side-Channel Attacks", 2019

	SHARP cache	Sanctum cache	CATalyst cache	RIC cache	PL cache
external miss-based attacks					
internal miss-based attacks					
external hit-based attacks					
internal hit-based attacks					



119

Random Permutation (RP) Cache

Wang, Z., and Lee, R.B., "New cache designs for thwarting software cache-based side channel attacks", 2007.

- Use randomization
 - De-correlate the memory address accessing and timing of the cache
- Process ID and protection bit (P) extended for each line
- A permutation table (PT) maintained
 - Store each cache set's pre-computed permuted set number
 - Number of tables depends on the number of protected processes





P ID Original cache line

HOST Tutorial 2019 © Jakub Szefer, Wenjie Xiong, and Shuwen Deng (rev. 2019-05-05)

120

Random Permutation (RP) Cache

Wang, Z., and Lee, R.B., "New cache designs for thwarting software cache-based side channel attacks", 2007.

- Replacement policy
 - Cache hits
 - · When both process ID and the address are the same
 - Cache misses (D: brought in; R: replaced)
 - D and R in the same process, have different protection bits
 - Arbitrary data of a random cache set S' is evcted
 - D is accessed without caching
 - D and R in the different processes
 - D is stored in an evicted cache block of S'
 - Mapping of S and S' is swapped
 - Other cases
 - Normal replacement policy is used



Choose R for



					Ρ	artitic	on						Ra	Indor	nizati	on			Di Se	iffere ensiti	ntiatir ve Da	ng ata		edit
ture		Dyna	amic		~	σ	ing	nitor		ive	ata	ache 1g	=	ict	ess.	ion	ay	-uo	; or		it		bit	gram ded
Feat	Static	flush adjusted	partial flush	cache se	cache wa	cache lin	page colori	software mo	CAT	relax inclus	sensitive d	randomize ca set mappi	random fi	random ev	encrypt addı	key reconstruct	random del	secure or n secure	speculative not	tag hit	tag +id hi	lock bit	protection	User Proç nee
L1 Cache																								
Lower (LLC)																								
TLB																								



Newcache Cache

Wang, Z., and Lee, R.B., "A novel cache architecture with enhanced performance and security", 2008.

- Dynamically randomize memory-to-cache mapping
- Maintain a ReMapping Table (RMT)
 - Mapping between memory address and RMT
 - As direct mapped
 - logic-index bits of memory address used to look up entries in the RMT
- Each cache line has RMT ID and a protection bit (P)
- Cache Access
 - Index miss
 - Context RMT ID and index bit match
 - Tag miss
 - Tag matches
 - Replacement policy similar to RP cache
 - Except no normal replacement for any protected-data-related replacing



Newcache Cache

Wang, Z., and Lee, R.B., "A novel cache architecture with enhanced performance and security", 2008.



- Each line is associated with the RMT ID and a protection bit (P)
- Index bits of memory address used to look up entries in the RMT
- Index stored in RMT combined with the process ID is used to look up the actual cache
 Index stored in RMT combined with the process ID is used to look up the actual cache



- Cache replacement policy
 - Similar to RP cache with small differences
 - Any one of the D and R in the same process and having P bit set will cause random eviction without caching triggered

					P	artitic	on						Ra	ndon	nizati	on			Di Se	ffereı ensitiv	ntiatir ve Da	ng Ita		edit
ture		Dyna	amic	t	>	Ø	bu	nitor		ive	ata	ache Ig	=	ict	ess	ion	ay	-uo	, or		t		bit	gram ded
Feat	Static	flush adjusted	partial flush	cache se	cache wa	cache line	page colori	software mo	CAT	relax inclus	sensitive d	randomize ca set mappir	random fi	random ev	encrypt addr	key reconstruct	random del	secure or n secure	speculative not	tag hit	tag +id hi	lock bit	protection	User Proç nee
L1 Cache																								
Lower (LLC)																								
TLB																								



Random Fill (RF) Cache

Liu, F., and Lee, R.B., "Random fill cache architecture.", 2014.

- De-correlate cache fills with the memory access
- Targets on hit-based attacks
- Multiple types of requests
 - Normal data: "normal fill"
 - Demand request: "nofill"
 - Random fill request
 - Look up the cache
 - Get forwarded to miss queue on a miss
 - "random fill" the address calculated by the random fill engine
- Random Fill Engine
 - Generate an access within a neighborhood
 - Two range registers (RR1 and RR2)
 - (LowerBound, Range) or (LowerBound, UpperBound)
 - Window size can be customized





- a) block diagram
- b) random fill engine

RF Secure Feature Summary

,	

					Ρ	artitic	on						Ra	ndon	nizati	on			Di Se	ffere: ensiti	ntiatir ve Da	ng ata		edit
ture		Dyna	amic	t	~	0	bu	nitor		ive	ata	ache ng	=	ict	ssə.	ion	ay	-uo	: or		t		bit	gram
Feat	Static	flush adjusted	partial flush	cache se	cache wa	cache line	page colori	software mo	CAT	relax inclus	sensitive d	randomize ca set mappir	random fi	random ev	encrypt addr	key reconstruct	random del	secure or n secure	speculative not	tag hit	tag +id hi	lock bit	protection	User Proç nee
L1 Cache																								
Lower (LLC)																								
TLB																								

CEASER Cache

Qureshi, M. K, "CEASER: Mitigating Conflict-Based Cache Attacks via Encrypted-Address and Remapping", 2018.

- Mitigating conflict-based cache attacks
- When memory access tries to modify the cache state
 - The address is encrypted using Low-Latency BlockCipher (LLBC)
 - Randomize the cache set it maps
 - Scatters the original, possible ordered addresses to different cache sets
 - Decrease rate of conflict misses
 - Encryption and decryption can be done within 2 cycles using LLBC
- Encryption key will be periodically changed to avoid key reconstruction
 - Dynamically change the address remapping
 - Improved work to be appeared @ISCA 2019





					Р	artitic	on						Ra	ndor	nizati	on			Di Se	fferei ensiti	ntiatir ve Da	ng Ita		edit
ture		Dyna	amic	t	~	ω	ing	nitor		ive	ata	ache 1g	II	ict	ess	ion	ay	-uo	e or		it		bit	gram ded
Feat	Static	flush adjusted	partial flush	cache se	cache wa	cache line	page colori	software mo	CAT	relax inclus	sensitive d	randomize ca set mappir	random fi	random ev	encrypt addr	key reconstruct	random del	secure or n secure	speculative not	tag hit	tag +id hi	lock bit	protection	User Proç nee
L1 Cache																								
Lower (LLC)																								
TLB																								



Non Deterministic Cache

Keramidas, G., et al. "Non deterministic caches: A simple and effective defense against side channel attacks", 2008.

- · Use cache access decay to randomize the relation between accessing and timing
- Counters control the decay of a cache block
 - Local counter records the interval of its data activeness
 - Increased on each global counter clock tick
 - When reaching a predefined value
 - · Corresponding cache line is invalidated
- Non deterministic cache randomly sets local counter's initial value
 - Can lead to different cache hit and miss statistics
 - May have larger performance degradation compared with other data-targeted secure caches





Non Deterministic Secure Feature Summary

					Ρ	artitic	on						Ra	ndon	nizati	on			Di S∉	fferei ensitiv	ntiatir ve Da	ng Ita		edit
ure		Dyna	amic	LT.	`	0	bu	nitor		ive	ata	ache ng	=	ict	ess	ion	ay	-uo	or		t		bit	gram ded
Feat	Static	flush adjusted	partial flush	cache se	cache wa	cache line	page colori	software mo	CAT	relax inclus	sensitive d	randomize ca set mappir	random fi	random ev	encrypt addr	key reconstruct	random del	secure or n secure	speculative not	tag hit	tag +id hi	lock bit	protection	User Proç nee
L1 Cache																								
Lower (LLC)																								
TLB																								

Randomization-Based Secure Caches vs. Attacks

Deng, S., Xiong, W., Szefer, J., "Analysis of Secure Caches and Timing-Based Side-Channel Attacks", 2019

	RP cache	Newcache	RF cache	CEASER cache	Non deterministic cache
external miss-based attacks					
internal miss-based attacks					
external hit-based attacks					
internal hit-based attacks					



MI6 Cache

Bourgeat, T., et al. "MI6: Secure Enclaves in a Speculative Out-of-Order Processor", 2018.

- Speculation-related cache
- MI6
 - Secure Enclaves in a Speculative Out-of-Order Processor
 - Isolation of enclaves (Trusted Software Module equivalent) from each other and OS
- Combination of:
 - Sanctum cache's security feature
 - Disabling speculation during the speculative execution of memory related operations



					P	artitic	on						Ra	ndon	nizati	on			Di Se	fferer ensitiv	ntiatir ve Da	ng Ita		edit
ture		Dyna	amic	t	>	0)	ng	nitor		ive	ata	ache 1g	=	ict	ess	ion	ay	-uo	e or		t		bit	gram ded
Feat	Static	flush adjusted	partial flush	cache se	cache wa	cache lin	page colori	software mo	CAT	relax inclus	sensitive d	randomize ca set mappi	random fi	random ev	encrypt addı	key reconstruct	random del	secure or n secure	speculative not	tag hit	tag +id hi	lock bit	protection	User Proç nee
L1 Cache																								
Lower (LLC)																								
TLB																								



InvisiSpec Cache

Yan, M., et al. "Invisispec: Making speculative execution invisible in the cache hierarchy", 2018.

- Speculation-related cache
- A speculative buffer (SB) will store the unsafe speculative loads (USL) before modifying the cache states
 - Mismatch of data in the SB and the up-to-date values in the cache
 - Squashed
 - The core receives possible invalidation from the OS before checking of memory consistency model
 - No comparison is needed
- Target on Spectre-like attacks



InvisiSpec Cache Secure Feature Summary

					Ρ	artitic	on						Ra	ndon	nizati	on			Di Se	fferei ensitiv	ntiatir ve Da	ng nta		edit
ture		Dyna	amic	t	~	۵	buj	nitor		ive	ata	ache 1g	=	ict	ess.	ion	ay	-uo	e or		it		bit	gram ded
Feat	Static	flush adjusted	partial flush	cache se	cache wa	cache lin	page colori	software mo	CAT	relax inclus	sensitive d	randomize ca set mappi	random fi	random ev	encrypt addı	key reconstruct	random del	secure or n secure	speculative not	tag hit	tag +id hi	lock bit	protection	User Proç nee
L1 Cache																								
Lower (LLC)																								
TLB																								

• Cache hits

- When both the cache address tag and domain_id (process ID) associated are the same
- Allows read-only cache lines to be replicated across different domains
- Cache misses
 - Victim can only be chosen within the ways belonging to the same *domain_id*

Provide full isolation for hits, misses and metadata between the attacker and the victim

- Replacement policy's bits and metadata is updated within the domain selection
- Noninterference property
 - Orthogonal to speculative execution
 - Existing attacks such as Spectre Variant 1 and 2 will not work on a system equipped with DAWG



Dynamically Allocated Way Guard (DAWG) Cache

Kiriansky, V., et al. "DAWG: A defense against cache timing attacks in speculative execution processors", 2018.

• Use partitioning schemes

					Ρ	artitic	on						Ra	ndon	nizati	on			Di Se	fferer ensitiv	ntiatir ve Da	ng nta		edit
ture		Dyna	amic		>	Ø	bu	nitor		ive	ata	ache 1g	=	ict	ess	ion	ay	-uo	or		t		bit	gram ded
Feat	Static	flush adjusted	partial flush	cache se	cache wa	cache line	page colori	software mo	CAT	relax inclus	sensitive d	randomize ca set mappir	random fi	random ev	encrypt addr	key reconstruct	random del	secure or n secure	speculative not	tag hit	tag +id hi	lock bit	protection	User Proç nee
L1 Cache																								
Lower (LLC)																								
TLB																								

Deng, S., Xiong, W., Szefer, J., "Analysis of Secure Caches and Timing-Based Side-Channel Attacks", 2019

	MI6 c	ache	Inivisi cac	Spec che	DAWG	cache
	Normal	Specu- lative	Normal	Specu- lative	Normal	Specu- lative
external miss-based attacks						
internal miss-based attacks						
external hit-based attacks						
internal hit-based attacks						



Secure Cache Configuration

Deng, S., Xiong, W., Szefer, J., "Analysis of Secure Caches and Timing-Based Side-Channel Attacks", 2019

M	etric	SP* Cache	SecVe rilog Cache	SecD CP Cache	NoMo Cache	SHAR P Cache	Sanct um Cache	Ml6 Cache	Invisi Spec Cache	CATal yst Cache	DAW G Cache	RIC	PL Cache	RP Cache	Newc ache	Rand om Fill Cache	CEAS ER Cache	Non Deter minist ic Cache
ation	L1 Cache	-	4-way 32KB	private 2-way 32KB D/I	8-way 32KB D/I	private 4-way 32KB D/I	8-way 32KB D/I	8-way 32KB D/I	private 8-way 64KB D, 4- way 32KB I	-	private 8-way 32KB	4-way 32KB D/I	direct- mapp ed, 2- way and 4- way 4KB to 32KB	2-way 4-way 16KB 32KB	2-way, 4-way or 8- way	4-way 32KB	private 8-way 32KB	2-way 2KB D/I
Cache Configura	L2 Cache	-	-	share d 8/16- way 1/2 MB	unified 8-way 256KB	private 8-way 256KB	256KB 8-way L2	1MB, 16- way, max 16 reque sts	-	-	private 8-way 256 KB	8-way 256 KB	-	-	-	8-way 2 MB	private 8-way 256KB	share d 4- way 128 KB
	L3 Cache	-	-	16- way 2MB	share d 16- way 2MB	share d 16- way 2MB	8MB 16- way	coher ent with I and D	share d 16- way 2MB	20- way 20 MB	share d 8× 16- way 2 MB	share d 16- way 2 MB/51 2 KB	-	-	-	-	share d 16- way 8MB	-

HOST Tutorial 2019 © Jakub Szefer, Wenjie Xiong, and Shuwen Deng (rev. 2019-05-05)



Secure Cache Implementation

Deng, S., Xiong, W., Szefer, J., "Analysis of Secure Caches and Timing-Based Side-Channel Attacks", 2019

Metric	SP* Cache	SecVe rilog Cache	SecD CP Cache	NoMo Cache	SHAR P Cache	Sanct um Cache	MI6 Cache	Invisi Spec Cache	CATal yst Cache	DAW G Cache	RIC	PL Cache	RP Cache	Newc ache	Rand om Fill Cache	CEAS ER Cache	Non Deter minist ic Cache
Bench mark	RSA, AES and MD5	MiBen ch, cipher s and hash functio ns of Open SSL	SPEC 2006	SPEC 2006	SPEC INT20 06, SPEC FP200 6 and PARS EC	SPEC INT20 06	SPEC INT20 06	SPEC INT20 06, SPEC FP200 6 and PARS EC	SPEC 2006 and PARS EC	PARS EC and GAP Bench mark Suite (GAP BS)	SPEC 2006	AES, SPEC 2000	AES, SPEC 2000	SPEC 2000	SPEC 2006	SPEC 2006 and GAP	AES crypto graphi c algorit hm
Imple menta tion	-	MIPS proces sor	Gem5 simula tor	Pin based trace- driven x86 simula tor	MARS S cycle- level full- syste m simula tor	Rocke t Chip Gener ator	Riscy OO proces sor+ Xilinx FPGA	Gem5 simula tor + CACTI 5	Intel Xeon E5 2618L v3 proces sors	zsim x86- 64 simula tor, Hasw ell hardw are	Cacti versio n 6.5	M-Sim v2.0	M-Sim v2.0	CACTI 5.0	Gem5 simula tor	Pin- based x86 simula tor	HotLe akage simula tor



Secure Cache Performance

Deng, S., Xiong, W., Szefer, J., "Analysis of Secure Caches and Timing-Based Side-Channel Attacks", 2019

Metric	SP* Cache	SecVe rilog Cache	SecD CP Cache	NoMo Cache	SHAR P Cache	San ctu m Cac he	MI6 Ca che	InvisiSp ec Cache	CATalys t Cache	DAW G Cache	RIC	PL Cache	RP Cache	Newc ache	Rand om Fill Cache	CEAS ER Cache	Non Deter minist ic Cache
Perfor manœ Overh ead	1%	-	12.5% better over SP cache	1.2% avera ge, 5% worst	3%- 4%	-	-	reduce slowdow n of Spectre from 74% to 21%	average slowdow n of 0.7% for SPEC and 0.5% for PARSE C	L1 and L2 most 4%- 7%	improv es 10%	12%	0.3%, 1.2% worst	within the 10% range of the real miss rate	3.5%, 9% if setting the windo w size to be largest	1% for perfor manœ optimi zation	7% with simple bench marks
Power	-	-	-	-	-	-	-	L1 0.56 mW, LLC 0.61 mW	-	-	-	-	avera ge 1.5nj	<5% power	-	-	-
Area Overh ead	-	-	-	-	-	-	-	L1-SB LLC-SB Area (mm2) 0.0174 0.0176	-	-	0.176 %	-	-	-	-	-	-



performance

Research Challenges

- Balance tradeoff between performance and security
 - Curse of quantitative computer architecture: focus on performance, area, power numbers, but no
 easy metric for security designers focus on performance, area, power numbers since they are
 easy to show "better" design, there is no clear metric to say deign is "more secure" than
 another design
- Running on simulation vs. real machines
 - Simulation workloads may not represent real systems, performance impact of security features is unclear
 - Real systems (hardware) can be modified to add new features and test security
- Embedded with commercial processors and secure processors
 - Many designs exist, but not in commercial processors
- Formal verification of the secure feature implementations
 - Still limited work on truly showing design is secure
 - Also, need more work on modelling all possible attacks, a la the 3-step model





15:30 – 16:10 Secure Processor Architectures

- 16:10 16:20 Break
- 16:20 17:10 Secure Processor Caches
- 17:10 17:20 Break
- 17:20 18:00 Transient Execution Attacks and Mitigations
- 18:00 Wrap Up

Slides and information at:

http://caslab.csl.yale.edu/tutorials/host2019/

WiFi Information: Network: Hilton-Meeting, Password: HOST2019



Transient Execution Attacks and Mitigations



Jakub Szefer



Shuwen Deng

Dept. Of Electrical Engineering Yale University


- What are transient execution attacks?
- How dangerous are the attacks?
- How the attacks happen?

Mitigations in Micro-Architecture

• How to mitigate the transient execution attacks in micro-architecture designs?

Secure Architectures and Transient Execution Attacks

- How the transient execution attacks affect secure architectures?
- How to protect secure architecture from transient execution attacks?
- Timing Side Channels which use Speculation



Mitigations in Micro-Architecture

Secure Architectures and Transient Execution Attacks

Timing Side Channels which use Speculation

Spectre, Meltdown, and More...



- Spectre, Meltdown, and their variants exploit fundamental design flaws existing in nearly all processors.
- So far, fixes in software are expensive

Spectre and Meltdown vulnerabilities show haste makes waste

	Meltdown	When the Meltdown and Spectre vulnerabilities c find a fix. As a result, the patching process has b Meltdown/Spectre fixes made AWS CPUs cry, says SolarWinds
Affected CPU Types	Intel, Apple	Intel, Apple, ARM AN light.
Attack Vector	Execute Code on the System	on the Meltdown and Spectre, one year on: Feared
Method	Intel Privilege Escalation & Speculative Execution (CVE-2017-5754)	Branch Pi Speculative (CVE-2017 CPU slowdown never really materialized John Leyden 31 January 2019 at 12:01 UTC
Exploit Path	Read Kernel Memory from User Space	Read Memo Hardware Performance Secure Development NEWS FEATURES PHOTOS CRN PIPELINE CRN FAST50 CHANNEL CHIEFS MAGAZINE RESOURCES Image: Subscript of the subscript of t
Remediation	Software Patches	
https://www.alienvau	lt.com/blogs/security-essentials/improv	ve

your-readiness-to-defeat-meltdown-spectre

15 months after Spectre and Meltdown, the fixes are still flowing

By Simon Sharwood Apr 8 2019 11:16AM The Spectre and Meltdown CPU design flaw bugs that emerged in early January 2018 are still creating work for users.

Cisco last week issued a Field Notice to users of its Content Deliver



Can read all memory in the victim's address space

- privileged data
- across virtual machine
- data in SGX enclave
- memory-protection keys (PKU)
- sandbox in JavaScript

- e.g., Meltdown [M. Lipp et al., 2018]
- e.g., Foreshadow-NG [J. Van Bulck, 2018]
- e.g., SGXpectre [G. Chen et al., 2018], Foreshadow [J. Van Bulck, 2018]
- e.g., Meltdown-PK [C. Canella et al., 2018]
- e.g., Spectre [P. Kocher et al, 2018]

- Can read stale data
 - e.g., Lazy FPU [J. Stecklina et al., 2018], Spectre v4

• Some of the variants can attack across CPU cores

• e.g., Spectre v1 Flush+Reload [P. Kocher et al, 2018]



Transient Execution Attacks



- Spectre, Meltdown, etc. leverage the instructions that are **executed transiently**:
 - 1. These transient instructions execute for a short time (e.g. due to mis-speculation),
 - 2. until processor computes that they are not needed, and
 - 3. the pipeline flush occurs and it **should discard any architectural effects** of these instructions so
 - 4. architectural state remain as if they never executed, but ...

These attacks exploit transient execution to encode secrets through **microarchitectural side effects** that can later be recovered by an attacker through a (most often timing based) observation at the architectural level

Transient Execution Attacks = Transient Execution + Covert or Side Channel

Example: Spectre (v1) – Bounds Check Bypass

Example of Spectre variant 1 attack:



© Jakub Szefer, Wenjie Xiong, and Shuwen Deng (rev. 2019-05-05)

Attack Components

Microsoft, https://blogs.technet.microsoft.com/srd/2018/03/15/mitigating-speculative-execution-side-channel-hardware-vulnerabilities/



Attacks leveraging transient execution have 4 components:

```
e.g. if (offset < arr1->len) {
    unsigned char value = arr1->data[offset];
    unsigned long index = value;
    unsigned char value2 = arr2->data[index];
```

Speculation Primitive arr1->len is not in cache Windowing Gadget

Disclosure Gadget

cache Flush+Reload covert channel

Disclosure Primitive Disclosure

1. Speculation Primitive "provides the means for entering transient execution down a nonarchitectural path"

2. Windowing Gadget "provides a sufficient amount of time for speculative execution to convey information through a side channel" **3. Disclosure Gadget** "provides the means for communicating information through a side channel during speculative execution" **4. Disclosure Primitive** "provides the means for reading the information that was communicated by the disclosure gadget"

Speculation Primitives

C. Canella, et al., "A Systematic Evaluation of Transient Execution Attacks and Defenses", 2018

1. Speculation Primitive

- **Spectre-type**: transient execution after a prediction
 - Branch prediction
 - Pattern History Table (PHT)
 - Branch Target Buffer (BTB)
 - Return Stack Buffer (RSB)
 - Memory disambiguation prediction

Bounds Check bypass (V1) Branch Target injection (V2)

SpectreRSB (V5)

Speculative Store Bypass (V4)

• **Meltdown-type**: transient execution following a CPU exception

general protection fault	GP:	ermission Bit	Exception Type Per	
device not available bound range exceeded	NM: BR:	8 RUN REND PH	*CP * TW BP * PF US P	Attack
page fault	PF:		\bullet \circ \circ \circ $ $	Variant 3a [10]
	11/0		$\bigcirc \bullet \bigcirc \bigcirc $	Lazy FP [83]
	0/3.		$\circ \circ \bullet \circ \downarrow$	Meltdown-BR
present	P:	0 0 0 0 0	$\circ \circ \circ \bullet \downarrow \bullet \circ$	Meltdown [59]
read / write	R/W:	$\bullet \circ \bullet \circ \circ$	$\bigcirc \bigcirc $	Foreshadow [90]
reserved bit	RSVD:	\bullet \circ \bullet \circ \circ	$\bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bullet + \bigcirc \bullet$	Foreshadow-NG [93]
execute disable	XD.	$\circ \bullet \circ \circ \circ$	$\bigcirc \bigcirc $	Meltdown-RW [50]
memory-protection keys (PKU)	PK:	00000	000000000	Meltdown-PK
page fault user / supervisor present read / write reserved bit execute disable memory-protection keys (P	PF: U/S: P: R/W: RSVD: XD: PK:		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Variant 3a [10] Lazy FP [83] Meltdown-BR Meltdown [59] Foreshadow [90] Foreshadow-NG [93] Meltdown-RW [50] Meltdown-PK

HOST Tutorial 2019 © Jakub Szefer, Wenjie Xiong, and Shuwen Deng (rev. 2019-05-05)



HOST Tutorial 2019 © Jakub Szefer, Wenjie Xiong, and Shuwen Deng (rev. 2019-05-05)

Spectre Variant 1 Spectre Variant 5 Spectre Variant 2 struct array *arr1 = ...; (Attacker trains the BTB (Attacker pollutes the RSB) struct array *arr2 = ...; to jump to GADGET) main: Call F1 unsigned long offset = ...; . . . if (offset < arr1->len) { jmp LEGITIMATE TRGT F1: . . . unsigned char value = arr1->data[offset]; ret . . . unsigned long index = value; GADGET: MOV r8, QWORD PTR[r15] . . . unsigned char value2 = arr2->data[index]; lea rdi, [r8] GADGET: mov r8, QWORD PTR[r15] lea rdi, [r8]

• Branch Target Buffer (BTB)

• Pattern History Table (PHT)

Branch prediction

•

- Return Stack Buffer (RSB)
- Memory disambiguation prediction

Speculation Primitives – Sample Code

• **Spectre-type:** transient execution after a prediction

- -- Bounds Check bypass (V1)
- -- Branch Target injection (V2)
- -- SpectreRSB (V5)
- -- Speculative Store Bypass (V4)

Spectre Variant 4

char sec[16] = ...; char pub[16] = ...; char arr2[0x200000] = ...; char * ptr = sec; char **slow ptr = *ptr; clflush(slow ptr) *slow ptr = pub; Store "slowly" value2 = arr2[(*ptr)<<12];</pre> Load the value at the same memory location "quickly".

"ptr" will get a stale value.

Speculation Primitives – Sample Code

C. Canella, et al., "A Systematic Evaluation of Transient Execution Attacks and Defenses", 2018

Meltdown-type: transient execution following a CPU exception

	Exception Type	Permission Bit
Attack	*CP * 121 * BP * PF	USP RUN 254D Pt
Variant 3a [10]	\bullet \circ \circ \circ $ $	
Lazy FP [83]		
Meltdown-BR	$\circ \circ \bullet \circ $	
Meltdown [59]	$\circ \circ \circ \bullet$	$\bullet \circ \circ \circ \circ \circ$
Foreshadow [90]	$\bigcirc \bigcirc $	$\bigcirc \bullet \bigcirc \bullet \bigcirc \bigcirc$
Foreshadow-NG [93]	$\circ \circ \circ \bullet$	$\bigcirc \bullet \bigcirc \bullet \bigcirc \bigcirc$
Meltdown-RW [50]	$\circ \circ \circ \bullet$	$\bigcirc \bigcirc \bullet \bullet \bigcirc \bigcirc$
Meltdown-PK	$\circ \circ \circ \bullet$	$\circ \circ \circ \circ \circ \bullet$

GP:	general protection fault
NM:	device not available
BR:	bound range exceeded
PF:	page fault
U/S:	user/surpervisor
P:	present
R/W:	read/write
RSVD:	reserved bit
XD:	execute disable
PK:	memory-protection keys (PKU



HOST Tutorial 2019 © Jakub Szefer, Wenjie Xiong, and Shuwen Deng (rev. 2019-05-05)



Windowing gadget is used to create a "window" of time for transient instructions to execute while the processor resolves prediction or exception:

- · Loads from main memory
- Chains of dependent instructions, e.g., floating point operations, AES

```
E.g.: Spectre v1 : Memory access time determines how
long it takes to resolve the branch
if (offset < arr1->len) {
    unsigned char value = arr1->data[offset];
    unsigned long index = value;
    unsigned char value2 = arr2->data[index];
    ...
}
```

Necessary (but not sufficient) success condition: speculative window size > disclosure gadget's triger latency

> HOST Tutorial 2019 © Jakub Szefer, Wenjie Xiong, and Shuwen Deng (rev. 2019-05-05)

Disclosure Gadget 3. Disclosure Gadget Load the secret to register **Transient execution** Encode the secret into channel 2. The code pointed by the arrows is the disclosure gadget: Spectre Variant1 (Bounds check) Spectre Variant2 (Branch Poisoning) Cache side channel **AVX** side channel Cache side channel (Attacker trains the BTB struct array *arr1 = ...; if(x < bitstream length){</pre> to jump to GADGET) struct array *arr2 = ...; if(bitstream[x]) unsigned long offset = ...; mm256 instruction(); jmp LEGITIMATE TRGT if (offset < arr1->len) { unsigned char value = arr1->data[offset]; . . . GADGET: mov r8, QWORD PTR[r15] unsigned long index = value; lea rdi, [r8] unsigned char value2 = arr2->data[index];



Two types of disclosure primitives:

- Transient channel (hyper-threading / multi-core scenario):
 - 1. Share resource on the fly (e.g., bus, port, cache bank)
 - 2. or state change within speculative window (e.g., speculative buffer)

Permanent channel:

- Change the state of micro-architecture
- The change remains even after the speculative window
- Micro-architecture components to use:
 - D-Cache (L1, L2, L3) (Tag, replacement policy state, Coherence State, Directory), I-cache; TLB, AVX (power on/off), DRAM Rowbuffer, ...
- Encoding method:
 - Contention (e.g., cache Prime+Probe)
 - Reuse (e.g., cache Flush+Reload)

A. Bhattacharyya, et al., "SMoTherSpectre: exploiting speculative execution through port contention", 2019

Disclosure Primitives – Port Contention



Port contention affect the timing of execution





Fig. Probability density function for the timing of an attacker measuring crc32 operations when running concurrently with a victim process that speculatively executes a branch which is conditional to the (secret) value of a register being zero.



Disclosure Primitives – Cache Coherence State

C. Trippel, et al., "MeltdownPrime and SpectrePrime: Automatically-Synthesized Attacks Exploiting Invalidation-Based Coherence Protocols", 2018 F. Yao, et al., "Are Coherence Protocol States Vulnerable to Information Leakage?", 2018

• The coherence protocol may invalidate cache lines in sharer cores as a result of a speculative write access request even if the operation is eventually squashed

Gadget:

```
void victim_function(size_t x) {
    if (x < array1_size) {
        array2[array1[x] * 512] = 1;
        }
        -- a write on the remote core makes
        the cache coherence state to be
        exclusive on the remote core.</pre>
```



Fig. 2: Load operation latency in various (location, coherence state) combinations.



Disclosure Primitives – Directory in Non-Inclusive Cache

M. Yan, et al. "Attack Directories, Not Caches: Side-Channel Attacks in a Non-Inclusive World", S&P 2019



• Similar to the caches, the directory structure in can be used as covert channel



Fig. 9. Reverse engineered directory structure.



Fig. 13. The upper plot shows receiver's access latencies on a slice not being used for the covert channel, while the lower one shows the one used in the covert channel. Sender transmits sequence "101010...".

Disclosure Primitives - AVX Unit States

M. Schwarz, et al., "NetSpectre: Read Arbitrary Memory over Network", 2018

- To save power, the CPU can power down the upper half of the AVX2 unit which is used to perform operations on 256-bit registers
- The upper half of the unit is powered up as soon as an instruction is executed which uses 256-bit values
- If the unit is not used for more than 1 ms, it is powered down again

500

600

Powered down

Warmed up

400

Latency [cycles]

Figure 5: Differences in the execution time for AVX2 instructions (Intel i5-6200U). If the AVX2 unit is inactive (powered down), executing a 256-bit instruction takes on average 366 cycles longer than on an active AVX2 unit. The average values are shown as dashed vertical lines.

300

30,000

20,000

200

Cases

Gadget:

```
if(x < bitstream_length){
    if(bitstream[x])
    _mm256_instruction();
}</pre>
```





Disclosure Primitives – Metrics

Observability by the attacker

Time resolution of attacker's clock. e.g., 10 cycles or 100 cycles

• Retention time of the state

How long the channel will keep the secret. e.g., AVX channel, 0.5~1ms

Encoding time

Required speculation window

Bandwidth of the channel

How fast data can be transmitted

Cross-core or not

Some covert channel is only between threads in SMT settings. e.g., port contention, L1 and L2 cache





- Each entry in the table could be an attack
- Defender needs to cover the whole table

		Covert Channel															
		Ports	L1 (tag)		L2 (tag)		L3 (tag)		DTLB (tag)		STLB (tag)		Cache Direc coherence		ctory AVX		
			F+R	P+P	F+R	P+P	F+R	P+P	F+R	P+P	F+R	P+P	P+P	F+R	P+P		
e of Transient Execution	Conditional branch	SMoThe Spectre	er V1										Spectre prime			Net Spectre	
	Indirect branch BTB		V2														
	Return branch RSB		V5														
	Mem- disambiguation		V4														
Caus	Exception		V3; L1TF ;														

etc.



Mitigations in Micro-Architecture

Secure Architectures and Transient Execution Attacks

Timing Side Channels which use Speculation



Transient Execution Attacks = Transient Execution + Covert or Side Channel

- No transient execution (not practical)
 - No load of secrets in transient execution
 What is secret? E.g., Meltdown-type attacks.
 - Limit attackers ability to influence prediction unit (PHT, BTB, RSB)
 - Transient execution should not result in observable changes
 - State changes (Permanent channels)
 - Cache InvisiSpec [M. Yan, et al., 2018]; SafeSpec [K. N. Khasawneh, et al., 2018]
 - Resource contentions (Transient channels)
- Mitigate covert channels (across security domains)
 - Cache covert channel DAWG [V. Kiriansky, et al., 2018]

• ...

• Which should not cause any micro-architecture state changes visible to the attackers

- Speculative Buffer: a USL loads data into the speculative buffer (for performance), not into the local cache
- Visibility point of a load

Unsafe speculative load (USL)

- After which the load can cause micro-architecture state changes visible to attackers
- Validation or Exposure:
 - Validation: the data in the speculative buffer might not be the latest, a validation is required to maintain memory consistency.
 - Exposure: some loads will not violate the memory consistency.
- Limitations: only for covert channels in caches

M. Yan, et al., "InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy", 2018

Focus on transient loads in disclosure gadgets

The load is speculative and may be squashed



(SB)

Address Mask

• InvisiSpec can defend transient execution attacks using cache covert channels

		Covert Channel															
		Ports	L1 (tag)		L2 (tag)		L3 (tag)		DTLB (tag)		STLB (tag)		Cache coherence	Directory		AVX	
			F+R	P+P	F+R	P+P	F+R	P+P	F+R	P+P	F+R	P+P	P+P	F+R	P+P		
Execution	Conditional branch	SMoTher Spectre	V1										Spectre prime			Net Spectre	
	Indirect branch BTB		V2														
ansient	Return branch RSB		V5														
e of Tra	Mem- disambiguation		V4														
Caus	Exception		V3; L1TF; etc.														

Mitigations in Micro-architecture: SafeSpec

K. N. Khasawneh, et al., "SafeSpec: Banishing the Spectre of a Meltdown with Leakage-Free Speculation", 2018

 Similar to Invisispec, shadow caches and TLBs are proposed to store the micro-architecture changes by speculative loads temporarily



HOST Tutorial 2019 © Jakub Szefer, Wenjie Xiong, and Shuwen Deng (rev. 2019-05-05)

• SafeSpec can defend transient execution attacks using cache and TLB covert channels

		Covert Channel															
		Ports	L1 (tag)		L2 (tag)		L3 (tag)		DTLB (tag)		STLB (tag)		Cache coherence	Directory		AVX	
			F+R	P+P	F+R	P+P	F+R	P+P	F+R	P+P	F+R	P+P	P+P	F+R	P+P		
Execution	Conditional branch	SMoTher Spectre	V1										Spectre prime			Net Spectre	
	Indirect branch BTB		V2														
Insient	Return branch RSB		V5														
e of Tra	Mem- disambiguation		V4														
Caus	Exception		V3; L1TF; etc.														

Mitigations in Micro-architecture: DAWG

V. Kiriansky, et al., "DAWG: A Defense Against Cache Timing Attacks in Speculative Execution Processors", 2018

- Mitigate the cache covert channels by partitioning the cache
- Dynamically Allocated Way Guard (DAWG) fully isolates hits, misses, and metadata updates across protection domains





HOST Tutorial 2019 © Jakub Szefer, Wenjie Xiong, and Shuwen Deng (rev. 2019-05-05)



• DAWG can defend transient execution attacks using cache covert channels

		Covert Channel															
		Ports	L1 (tag)		L2 (tag)		L3 (tag)		DTLB (tag)		STLB (tag)		Cache coherence	Directory		AVX	
			F+R	P+P	F+R	P+P	F+R	P+P	F+R	P+P	F+R	P+P	P+P	F+R	P+P		
e of Transient Execution	Conditional branch	SMoTher Spectre	V1										Spectre prime			Net Spectre	
	Indirect branch BTB		V2														
	Return branch RSB		V5														
	Mem- disambiguation		V4														
Caus	Exception		V3; L1TF; etc.														

Mitigations in Micro-architecture: Performance

• Performance overhead of hardware mitigations of Spectre Attacks at micro-architecture level

	Performance Loss	Benchmark
Fence after each branch (software)	88%	SPEC2006
InvisiSpec [M. Yan, et al., 2018]	22%	SPEC2006
SafeSpec [K. N. Khasawneh, et al., 2018]	3% improvement (due to larger effective cache size)	SPEC2017
DAWG [V. Kiriansky, et al., 2018]	1-15%	PARSEC, GAPBS



Mitigations in Micro-Architecture

Secure Architectures and Transient Execution Attacks

Timing Side Channels which use Speculation



Transient Execution Attacks on SGX: Foreshadow

J. Van Bulck, et al., "Foreshadow: Extracting the Keys to the Intel SGX Kingdom with Transient Out-of-Order Execution", 2018

• Meltdown-type attack can attack current secure architectures!



Figure 2: Basic overview of the Foreshadow attack to extract a single byte from an SGX enclave.

Transient execution attacks need to be mitigated in secure processors

Transient Execution Attacks = Transient Execution + Covert Channel

- No transient execution
 - No load of secrets in transient execution

What is secret? Data in secure domains in secure architectures.

- Transient execution should not result in observable changes
 - State changes (Permanent channels) Flush states on interrupts, and other exits.
 - Cache
 - Resource contentions (Transient channels) Disable SMT during secure execution.
- Mitigate covert channels (across security domains)
 - Cache covert channel: partitioning cache; randomizing cache

• . . .

Mitigations in Micro-architecture

Secure Architectures and Transient Execution Attacks

Timing Side Channels which use Speculation



Transient Execution Attacks = Transient Execution + Covert Channel

- - Cache (tag)Cache coherence
 - TLB
 - AVX
 - Prediction units

• This section demonstrates how the prediction units can be leveraged to built a covert channel



Timing Side Channels Using Speculation

- Modern computer architectures gain performance by making predictions:
 - Success prediction -> fast execution
 - Mis-prediction -> slow execution
- Mis-predictions are also counted by performance counters
- The prediction units (e.g., Branch prediction, Memory Disambiguation prediction) usually make prediction based on some history stored
- The prediction units are often shared between threads running on the same core
- Victim's execution history can affect the prediction of the attacker thread, and the attacker observe the timing difference
- This type of side channels are different from the transient executions attacks!

Pattern History Table (PHT) : BranchScope

(

D. Evtyushkin, et al., "BranchScope: A New Side-Channel Attack on Directional Branch Predictor", 2018 D. Evtyushkin, et al., "Covert Channels Through Branch Predictors: A Feasibility Study", 2015

- PHT is shared among all processes on core, and is not flushed on context switches
- The branch predictor stores its history in the form of a 2-bit saturating counter in a pattern history table (PHT)



- The PHT entry used is a simple function of the branch address
- Prime+Probe Strategy
- Attacks:
 - Covert channels
 - Attack SGX enclave code





```
int probe_array [2] = {1, 1};//Not-taken
int main(){
  for(int i = 0; i < N_BITS; i++){</pre>
    randomize_pht();//(1)
    usleep(SLEEP_TIME);//Wait for victim
    spy_function(probe_arr); } }
void spy_function(int array [2]){
  for(int i = 0; i < 2; i++){</pre>
    a = read_branch_mispred_counter();
    if(array[i])// <- Spy branch</pre>
      asm("nop; nop; nop;");
    b = read_branch_mispred_counter();
    store_branch_mispred_data(b - a); } }
```

Code 1. Pseudo-code of the victim.

int sec_data[]

 $= \{1, 0, 1, 1, ...\};$

void victim_f(){

//Victim Branch

if(sec_data[i])

asm("nop;nop");

i = 0;

i++:

Code 2. Pseudo-code of the attacker.
Branch Target Buffer (BTB): Jump Over ASLR

D. Evtyushkin, et al., "Jump Over ASLR: Attacking Branch Predictors to Bypass ASLR", 2016

 The BTB stores target addresses of recently executed branch instructions, so that those addresses can be obtained directly from a BTB lookup



Fig. 4: BTB addressing scheme in Haswell processor

- Same-Domain Collisions (SDC)
- BTB collisions between two processes executing in the same protection domain
- Attacks:

attack KASLR (Kernel address space layout randomization)



Fig. 7: Results of the BTB-based Attack on KASLR

Memory Disambiguation: Spoiler Attack

S. Islam, et al., "SPOILER: Speculative Load Hazards Boost Rowhammer and Cache Attacks", 2019

- The processor executes the load speculatively before the stores, and forwards the data of a preceding store to < the load if there is a potential dependency
- The finenet check may be implemented based on checking the partial physical address bits
- 1MB aliasing in Intel processors
- Attacks: Leakage of the Physical Address Mapping
 - Efficient eviction set finding for Prime+Probe attacks in LLC
 - Helps to conduct DRAM row conflicts



Open-Source Attack PoC Code

- Number of proof-of-concept (PoC) codes are available for the attacks, but they do not cover all possible attacks
- Please contact jakub.szefer@yale.edu to report more proof-of-concept or sample codes available for testing

PoC codes:

- Spectre v1: <u>https://spectreattack.com/spectre.pdf</u> <u>https://github.com/crozone/SpectrePoC</u>
- Spectre v4: <u>https://bugs.chromium.org/p/project-zero/issues/detail?id=1528</u>
- Meltdown: <u>https://github.com/IAIK/meltdown</u>
- Foreshadow: <u>https://foreshadowattack.eu/</u>
- For Windows: <u>https://github.com/msmania/microarchitectural-attack</u>
- Spectre (v1, v2) on RISC-V: <u>https://github.com/riscv-boom/boom-attacks</u>





15:30 – 16:10 Secure Processor Architectures

- 16:10 16:20 Break
- 16:20 17:10 Secure Processor Caches
- 17:10 17:20 Break
- 17:20 18:00 Transient Execution Attacks and Mitigations

18:00 Wrap Up

Slides and information at:

http://caslab.csl.yale.edu/tutorials/host2019/

WiFi Information: Network: Hilton-Meeting, Password: HOST2019

Who: Jakub Szefer

- What: Summer Course on Processor Architecture Security
- Where: at the 15th International Summer School on Advanced Computer Architecture and Compilation for High-Performance and Embedded Systems (ACACES), in Rome, Italy
- When: Sunday evening July 14th, 2019 until Friday evening July 19th, 2019



Jakub Szefer, "Principles of Secure Processor Architecture Design," in Synthesis Lectures on Computer Architecture, Morgan & Claypool Publishers, October 2018.

http://caslab.csl.yale.edu/books/

Principles of Secure Processor Architecture Design Jakub Szefer Yale University SYNTHESIS LECTURES ON COMPUTER ARCHITECTURE AORGAN & CLAYPOOL PUBLISHERS



Thank You!