Design of Secure Processor Architectures



Jakub Szefer Assistant Professor Dept. of Electrical Engineering Yale University

CHES 2019 – August 25, 2019

Slides and information available at: https://caslab.csl.yale.edu/tutorials/ches2019/





9:30 – 10:00 Secure Processor Architectures (30 min.)

- Secure Processor Architectures
- Memory Protections in Secure Processors
- Principles of Design of Secure Processors

10:10 – 11:20 Timing Channels: Attacks and Hardware Defenses (70 min.)

- Side and Covert Channels
- Timing Channels in Caches
- Timing Channels in Other Parts of Memory Hierarchy
- Secure Hardware Caches
- Secure Buffers, TLBs, and Directories

11:30 – 12:30 Transient Execution Attacks and Hardware Defenses (60 min.)

- Transient Execution Attacks
- Transient Attack Hardware Mitigation Techniques
- Transient Attacks and Secure Processors



Secure Processor Architectures



Secure Processor Architectures extend a processor with hardware (and related software) features for protection of software

- Protected pieces of code and data are now commonly called Enclaves
 - But can be also Trusted Software Modules
- Focus on the main processor in the system
 - Others focus on co-processors, cryptographic accelerators, or security monitors
- Add more features to isolate secure software from other, untrusted software
 - Includes untrusted Operating System or Virtual Machines
 - Many also consider physical attacks on memory
- Isolation should cover all types of possible ways for information leaks
 - Architectural state
 - Micro-architectural state
 - Due to spatial or temporal sharing of hardware

Most recent threats, i.e. Spectre, etc.

Side and covert channel threats



Starting with a typical baseline processor, many secure architectures have been proposed

Starting in late 1990s or early 2000s, academics have shown increased interest in secure processor architectures:

XOM (2000), AEGIS (2003), Secret-Protecting (2005), Bastion (2010), NoHype (2010), HyperWall (2012), Phantom (2013), CHERI (2014), Sanctum (2016), Keystone (about 2017), Ascend (2017), MI6 (2018)

Commercial processor architectures have also included security features:

LPAR in IBM mainframes (1970s), Security Processor Vault in Cell Broadband Engine (2000s), ARM TrustZone (2000s), Intel TXT & TPM module (2000s), Intel SGX (mid 2010s), AMD SEV (late 2010s) Typical computer system with no secure components nor secure processor architectures considers all the components as trusted:



The hardware is most privileged as it is the lowest level in the system.

- There is a linear relationship between protection ring and privilege (lower ring is more privileged)
- Each component trusts all the software "below" it

Security Engine (SecE) can be something like Intel's ME or AMD's PSP.

Baseline (Unsecure) Processor Software







Key to most secure processor architecture designs is the idea of **trusted processor chip** as the security wherein the protections are provided.



The **Trusted Computing Base (TCB)** is the set of hardware and software that is responsible for realizing the TEE:

- TCB is trusted to correctly implement the protections
- Vulnerabilities or attacks on TCB nullify TEE protections
- TCB is trusted
- TCB may not be trustworthy, if is not verified or is not bug free

The goal of **Trusted Execution Environments (TEEs)** is to provide protections for a piece of code and data from a range of software attacks and some hardware attacks







Examples of architectures that do and don't have a linear relationship between privileges and protection ring level:



New privileges can be made orthogonal to existing protection rings. E.g. ARM's TrustZone's "normal" and "secure" worlds

 Need privilege level (ring number) and normal / secure privilege

Adding Horizontal Privilege Separation



Normal

Operation



Privileged

Operation

Key parts of the hardware TCB can be implemented as dedicated circuits or as firmware or other code running on dedicated processor





Security properties for the TEEs that secure processor architectures aim to provide:

- Confidentiality
- Integrity

Confidentiality is the prevention of the disclosure of secret or sensitive information to unauthorized users or entities.

Integrity is the prevention of unauthorized modification of protected information without detection.

• Availability is usually not provided usually

Confidentiality and integrity protections are from attacks by other components (and hardware) not in the TCB. There is typically no protection from malicious TCB.

Secure processor architectures break the linear relationship (where lower level protection ring is more trusted):





Protected software's **state** is distributed throughout the processor. All of it needs to be protected from the untrusted components and other (untrusted) protected software.

- Protect memory through encryption and hashing with integrity trees
- Flush state, or isolate state, of functional units in side processor cores
- Isolate state in uncore and any security modules
- Isolate state in I/O and other subsystems



Root of Trust for TCB

Security of the system is derived from a **root of trust**.

- A secret (cryptographic key) only accessible to TCB components
- Derive encryption and signing keys from the root of trust
- Burn in at the factory by the manufacturer (but implies trust issues with manufacturer and the supply chain)
 - E.g. One-Time Programmable (OTP) fuses
- Use Physically Uncloneable Functions
 (but requires reliability)
 - Extra hardware to derive keys from PUF
 - Mechanisms to generate and distribute certificates for the key



Derived form the root of trust are signing and verification keys.

Derived Keys and Key Distribution

- Public key, K_{PK} , for encrypting data to be sent to the processor Data handled by the TCB Cert ID, K_{PK} • Signature verification key, K_{VK} , for checking Cert Cert data signed by the processor ID ID, K_{VK} ID, K_{PK} TCB can sign user keys **Processor Chip** Cert ID, K_{VK} Key distribution for PUF based ID KR designs will be different **K**SigK **K**_{SK}
- Need infrastructure!



With an embedded signing key, the software running in the TEE can be "measured" to attest to external users what code is running on the system.



Using Software Measurement

Trusted / Secure / Authenticated Boot:

- Abort boot when wrong measurement is obtained
- Or, continue booting but do not decrypt secrets
- Legitimate software updates will change measurements, may prevent correct boot up

Remote attestation:

• Measure and digitally sign measurements that are sent to remove user

Data sealing (local or remote):

• Only unseal data if correct measurements are obtained

TOC-TOU attacks and measurements:

- Time-of-Check to Time-of-Use (TOC-TOU) attacks leverage the delay between when a measurement is taken, and when the component is used
- Cannot easily use hashes to prevent TOC-TOU attacks





Memory Protections in Secure Processors

Memory is vulnerable to different types of attacks:

- a) Untrusted software running no the processor
- b) Physical attacks on the memory bus, other devices snooping on the bus, man-in-the-middle attacks with malicious device
- c) Physical attacks on the memory (Coldboot, ...)
- d) Malicious devices using DMA or other attacks





Common attack types:

- Snooping
- Spoofing
- Splicing
- Replay
- Disturbance



Contents of the memory can be protected with encryption. Data going out of the CPU is encrypted, data coming from memory is decrypted before being used by CPU.

- a) Encryption engine (usually AES in CTR mode) encrypts data going out of processor chip
- b) Decryption engine decrypts incoming data

Pre-compute encryption pads, then only need to do XOR; speed depends on how well counters are fetched / predicted.





Hash tree (also called Merkle Tree) is a logical three structure, typically a binary tree, where two child nodes are hashed together to create parent node; the root node is a hash that depends on value of all the leaf nodes.



Memory blocks can be the leaf nodes in a Merkle Tree, On-chip (cached) nodes are the tree root is a hash that depends assumed trusted, used to on the contents of the memory. speed up verification. Cache Processor Tree Root Chip Boundary Merkle Tree (MT) MT Nodes Counters Data Main Off-Chip Memory Hash tree nodes are stored in Counters included in are (untrusted) main memory. hashes for freshness.

Integrity Protection with Bonsai Hash Trees



Message Authentication Codes (MACs) can be used instead of hashes, and a smaller "Bonsai" tree can be constructed.



Main Off-Chip Memory

Integrity Protection of Selected Memory Regions

- For encryption, type of encryption does not typically depend on memory configuration
- For integrity, the integrity tree needs to consider:
 - Protect whole memory
 - Protect parts of memory (e.g. per application, per VM, etc.)
 - Protect external storage (e.g. data swapped to disk)

E.g., Bastion's memory integrity tree (Champagne, et al., HPCA '10)

Top Cone

on-chip

tree root





Integrity Protection of NVRAMs



- Non-volatile memories (NVMs) can store data even when there is no power, they are suitable to serve as a computer system's main memory, and replace or augment DRAM
 - Data remanence makes passive attacks easier (e.g. data extraction)
 - Data is maintained after reboot or crash (security state also needs to be correctly restored after reboot or crash)

Integrity considerations

- Atomicity of memory updates for data and related security state (so it is correct after reboot or a crash)
- Which data in NVRAM is to be persisted (i.e. granularity)



Snooping attacks can target extracting data (protected with encryption) or **extracting access patterns** to learn what a program is doing.

- Easier in Symmetric multiprocessing (SMP) due to shared bus
- Possible in other configuration if there are untrusted components





Access patterns (traffic analysis) attacks can be protected with use Oblivious RAM, such as Path ORAM. This is on top of encryption and integrity checking.





With 2.5D and 3D integration, the memory is brought into the same package as the main processor chip. Further, with embedded DRAM (eDRAM) the memory is on the same chip.

- Potentially probing attacks are more difficult
- Still limited memory (eDRAM around 128MB in 2017)





Principles of Design of Secure Processors

Four principles for secure processor architecture design based on existing designs and also on ideas about what ideal design should look like are:
• Architectural state

- 1. Protect Off-chip Communication and Memory
- 2. Isolate Processor State among TEE Execution and other Software
- 3. Allow TCB Introspection
- 4. Authenticate and Continuously Monitor TEE and TCB

Additional design suggestions:

- Avoid code bloat
- Minimize TCB
- Ensure hardware security (Trojan prevention, supply chain issues, etc.)
- Use formal verification

Focus of other two parts of the tutorial

Micro-architectural state

sharing of hardware

٠

Due to spatial or temporal



Protect Off-chip Communication and Memory



Off-chip components and communication are untrusted, need protection with **encryption**, **hashing**, **access pattern protection**.

Open research challenges:

• Performance





When switching among protected software and other software or other protected software, need to flush the state, or save and restore it, to prevent one software influencing another.

Open research challenges:

- Performance
- Finding all the state to flush or clean
- Isolate state during concurrent execution

defend

Spectre

• ISA interface to allow state flushing





Need to ensure correct execution of TCB, through **open access to TCB design**, **monitoring**, **fingerprinting**, and **authentication**.

Open research challenges:

- ISA interface to introspect TCB
- Area, energy, performance costs due extra features for introspection
- Leaking information about TCB or TEE



Authenticate and Continuously Monitor TEE and TCB

Monitoring of software running inside TEE, e.g. TSMs or Enclaves, gives assurances about the state of the protected software.

Likewise monitoring TCB ensures protections are still in place.

Open research challenges:

- Interface design for monitoring
- Leaking information about TEE

E.g. continuous monitoring of a TEE can help prevent TOC-TOU attacks.



Hardware


Design of Secure Processor Architectures



Timing Channels: Attacks and Hardware Defenses

Jakub Szefer Assistant Professor Dept. of Electrical Engineering Yale University

CHES 2019 – August 25, 2019

Slides and information available at: https://caslab.csl.yale.edu/tutorials/ches2019/



Side and Covert Channels

A **covert channel** is an intentional communication between a sender and a receiver via a medium not designed to be a communication channel.



Emoji Image:

https://www.emojione.com/emoji/2668 https://www.emojione.com/emoji/1f469-1f4bc



Goal of side or covert channels is to break the logical protections of the computer system and leak confidential or sensitive information.

- Typically attack confidentiality (leak data from secure to insecure)
 - All attacks fall in this category, they establish a channel to exfiltrate information
- Could be used in "reverse" to attack integrity (insecure data leaks to, and affects secure data)
 - Power, thermal, or EM fault attacks can also fall in this category
- Beyond leaking data:
 - Leak control flow or execution patterns
 - Leak memory access patterns

Channels: Victim-to-Attacker and Attacker-to-Victim

Typically a channel is from an unsuspecting victim to an attacker:

- Goal is to extract some information from victim
- Victim does not observe any execution behavior change

Victim's operation sends information to attacker

A channel can also exist **from attacker to victim**:

- Attacker's behavior can "send" some information to the victim
- The information, in form of processor state for example, affects how the victim behaves unbeknownst to them

Victim's operation depends on the information sent from attacker



E.g. modulate branch predictor state

Attacker obtains

side channel

information via the

to affect execution of the victim

Attacker modulates some information that is sent to victim







Distance: infinity (assuming network connection)

Timing channels don't require measurement equipment, only attacker can run code on victim (not even always needed, c.f. AVX-based channel used in NetSpectre) and have network connection.



Distance: small (physical connection)

Power channels require physical connection to measure the power consumed by the CPU (assuming there is no on-chip sensor that can be abused to get power measurements).

Distance: medium (emanations signal range)

Thermal, acoustic, and EM emanation based channels allow for remote signal collection, but depend on strength of the transmitter and type of emanation.

Many components of a modern processor pipeline can contribute to timing channels.



Emoji Image:



Six source of timing channels that can lead to attacks:

- 1. Instruction with Different Execution Timing Execution of different instructions takes different amount of time
- **2.** Variable Instruction Timing Execution of a specific instruction takes different time, e.g. depending on the state of the unit
- **3.** Functional Unit Contention Sharing of hardware leads to contention, whether a program can use some hardware leaks information about other programs
- **4. Stateful Functional Units** Program's behavior can affect state of the functional units, and other programs can observe the output (which depends on the state)
- 5. Prediction Units Prediction units can be used to build timing channels, this is different from prediction units being used as part of transient attacks
- 6. Memory Hierarchy Data caching creates fast and slow execution paths, leading to timing differences depending on whether data is in the cache or not



Computer architecture principles of **pipelining** and **making common case fast** drive processor designs where certain operations take more time than others – program execution timing may reveal which instruction was used.

- Multi-cycle floating point operations vs. single cycle addition
- Execution time of a piece of code depends on the types of instructions it uses, especially, between different runs of software can distinguish from timing if different instructions were executed

Constant time software implementations strive to choose instructions to try to make software run in constant time independent of any secret values

- Instructions with different execution timing are easiest to deal with
- Other sources of timing differences make it more difficult or even not possible to make software run in constant time
 - Note, "constant time" is not always same time, just that time is independent of secret values



For a specific instruction, its timing depends on the state of the processor. Different state, or different execution history of instructions, affect timing of certain instructions:

- **Memory loads and stores**: memory access hitting in the cache vs. memory access going to DRAM
- Multimedia instructions: whether AVX unit is powered on or not affects timing
- Reading from special registers: e.g., random number generator slows down if it is used a lot and entropy drops
- Instructions that trigger some state cleanup, e.g. interrupt latency for SGX enclaves depends on amount of data processor has to clean up and secure before handling the interrupt



Functional units within processor are re-used or shared to save on area and cost of the processor resulting in varying program execution.

• Contention for functional units causes execution time differences



Spatial or Temporal Multiplexing allows to dedicate part of the processor for exclusive use by an application

• Negative performance impact or need to duplicate hardware



Many functional units inside the processor keep some history of past execution and use the information for prediction purposes.

- Execution time or other output may depend on the state of the functional unit
- If functional unit is shared, other programs can guess the state (and thus the history)
- E.g. caches, branch predator, prefetcher, etc.

Flushing state can erase the history.

- Not really supported today
- Will have negative performance impact



Prediction units can be used to build timing channels, this is different from prediction units being used as part of transient attacks.

- The **prediction units make prediction based on history** of executed instructions and the processor's state
- The prediction units are often shared between threads running on the same core
- Victim's or sender's execution history can affect the prediction observed by the attacker thread, and the attacker observe the timing difference



Memory hierarchy aims to improve system performance by hiding memory access latency (creating fast and slow executions paths); and most parts of the hierarchy area a shared resource.

Caches

- Inclusive caches, Non-inclusive caches, Exclusive caches
- Different cache levels: L1, L2, LLC
- Cache Replacement Logic
- Load, Store, and Other Buffers
- TLBs
- Directories
- Prefetches
- Coherence Bus and Coherence State
- Memory Controller and Interconnect





Timing Channels in Caches

Cache Timing Attacks Continue to Raise Concerns



- There is renewed interest in timing attacks due to Transient Execution Attacks
- Most of them use transient executions and leverage cache timing attacks
- Variants using cache timing attacks (side or covert channels):

Variant 1:	Bounds Check Bypass (BCB)	Spectre	
Variant 1.1:	Bounds Check Bypass Store (BCBS)	Spectre-NG	
Variant 1.2:	Read-only protection bypass (RPB)	Spectre	
Variant 2:	Branch Target Injection (BTI)	Spectre	
Variant 3:	Rogue Data Cache Load (RDCL)	Meltdown	
Variant 3a:	Rogue System Register Read (RSRR)	Spectre-NG	
Variant 3a:	Rogue System Register Read (RSRR)	Spectre-NG	•
Variant 4:	Speculative Store Bypass (SSB)	Spectre-NG	
(none)	LazyFP State Restore	Spectre-NG 3	
Variant 5:	Return Mispredict	SpectreRSB	

NetSpectre, Foreshadow, SGXSpectre, or SGXPectre

SpectrePrime and MeltdownPrime (both use Prime+Probe instead of original Flush+Reload cache attack)

And more...

Cache Timing Attacks

- Attacker and Victim
 - Victim (holds security critical data)
 - Attacker (attempts to learn the data)
- Attack requirement
 - Attacker has ability to monitor timing of cache operations made by the victim or by self
 - · Can control or trigger victim to do some operations using sensitive data
- Use of instructions which have timing differences
 - Memory accesses: load, store
 - Data invalidation: different flushes (clflush, etc.), cache coherence
- Side-channel attack vs. covert-channel attack
 - Side channel: victim is not cooperating
 - Covert channel: victim (sender) works with attacker easier to realize and higher bandwidth
- Many known attacks: Prime+Probe, Flush+Reload, Evict+Time, or Cache Collision Attack





Prime-Probe Attacks

Osvik, D. A., Shamir, A., & Tromer, E, "Cache attacks and countermeasures: the case of AES". 2006.

2- Victim accesses critical data



1- Attacker primeseach cache set3- Attacker probes eachcache set (measure time)





Flush-Reload Attack

Yarom, Y., & Falkner, K. "FLUSH+ RELOAD: a high resolution, low noise, L3 cache side-channel attack", 2014.



© Jakub Szefer 2019



Step2

Memory

operation alters

Deng, S., Xiong, W., Szefer, J., "Analysis of Secure Caches and Timing-Based Side-Channel Attacks", 2019

Observation:

• All the existing cache timing attacks equivalent to three memory operations \rightarrow three-step model

-~~>

Step3 (fast/slow)

Final memory

operations and

• Cache replacement policy the same to each cache block \rightarrow focus on one cache block

The Three-Step Single-Cache-Block-Access Model

-~~>

Step1

The initial state of

the cache block

	set by a memory	the	e state of the	timing observation	
	operation		cache	(fast/slow)	
Analy deriv	zed possible states o	of the ca erabiliti	ache block + u	sed cache three-step sim	ulator and reduction rules

There are 72 possible cache timing attack types



Deng, S., Xiong, W., Szefer, J., "Analysis of Secure Caches and Timing-Based Side-Channel Attacks", 2019

There are 17 possible states for each step in the model: V_u , A_a , V_a , A_a^{alisa} , V_a^{alias} , A_d , V_d , ...



Deng, S., Xiong, W., Szefer, J., "Analysis of Secure Caches and Timing-Based Side-Channel Attacks", 2019

There are 17 possible states for each step in the model: V_u, A_a, V_a, A_a^{alisa}, V_a^{alias}, A_d, V_d, A^{inv}, V^{inv}, A_a^{inv}, V_a^{inv}, A_a^{aliasinv}, V_a^{aliasinv}, A_d^{inv}, V_d^{inv}, ...



Deng, S., Xiong, W., Szefer, J., "Analysis of Secure Caches and Timing-Based Side-Channel Attacks", 2019

There are 17 possible states for each step in the model: V_u, A_a, V_a, A_a^{alisa}, V_a^{alias}, A_d, V_d, A^{inv}, V^{inv}, A_a^{inv}, V_a^{inv}, A_a^{aliasinv}, V_a^{aliasinv}, A_d^{inv}, V_d^{inv}, V_u^{inv}, *



"Analysis of Secure Caches and Timing-Based Side-Channel Attacks", S. Deng, et al., 2019 "Cache Timing Side-Channel Vulnerability Checking with Computation Tree Logic", S. Deng, et al., 2018

- Exhaustively evaluate all 17 (step1) * 17 (step2) * 17 (step3) = 4913 three-step patterns
- Used cache three-step simulator and reduction rules to find all the strong effective vulnerabilities
- In total 72 strong effective vulnerabilities were derived and presented



 $v_{0} = v_{0} = 17$ (stop 1) * 17 (stop 2) * 17 (stop 3) - 1913 three_stor



Exhaustive List of Cache Timing Side- Channel Attacks



Attack

new

 \mathbf{new}

 \mathbf{new}

new

 \mathbf{new}

(1)

(1)

(1)

(1)

 \mathbf{new}

 \mathbf{new}

 \mathbf{new}

new

 \mathbf{new}

new

 \mathbf{new}

new

 \mathbf{new}

 \mathbf{new}

 \mathbf{new}

 \mathbf{new}

 \mathbf{new}

new

 \mathbf{new}

new

 \mathbf{new}

 \mathbf{new}

 \mathbf{new}

 \mathbf{new}

 \mathbf{new}

 \mathbf{new}

 \mathbf{new}

 \mathbf{new}

new

new

Deng, S., Xiong, W., Szefer, J., "Analysis of Secure Caches and Timing-Based Side-Channel Attacks", 2019

Attack		Vulnerabili	ty Type	Macro		Attack		Vulnerabilit	у Туре	Macro
Strategy	$Step \ 1$	$Step \ 2$	Step 3	Type	Attack	Strategy	Step 1	$Step \ 2$	Step 3	Type
-	$\frac{A^{inv}}{V^{inv}}$	V_u V_u V	V_a (fast) V_a (fast) V_a (fast)	IH IH IH	(2) (2) (2)	Cache Internal	$\begin{array}{c c} A^{inv} \\ \hline V^{inv} \\ \hline A \\ \end{array}$	V_u V_u	$\frac{V_a^{inv} \text{ (slow)}}{V_a^{inv} \text{ (slow)}}$ $\frac{V_a^{inv} \text{ (slow)}}{V_a^{inv} \text{ (slow)}}$	IH IH IH
Cache Internal Collision	V_d A_{alias}	V_u V_u V_u	$ \frac{V_a \text{ (fast)}}{V_a \text{ (fast)}} $ $ \frac{V_a \text{ (fast)}}{V_a \text{ (fast)}} $	IH IH IH	(2) (2) (2) (2)	Invalidation	V_d A_{aalias}	V_u V_u V_u	$\frac{V_a^{inv} \text{ (slow)}}{V_a^{inv} \text{ (slow)}}$ $\frac{V_a^{inv} \text{ (slow)}}{V_a^{inv} \text{ (slow)}}$	IH IH IH
-	$\frac{A_a^{alias}}{A_a^{inv}}$	V_u V_u V_u	V_a (fast) V_a (fast) V_a (fast)	IH	(2) (2) (2)	Flush + Flush	$\begin{array}{c} V_{a}liac\\ A_{a}^{inv}\\ V_{a}^{inv}\\ V_{a}^{inv}\end{array}$	V_u V_u V_u	$\frac{V_{a}^{inv} \text{ (slow)}}{V_{a}^{inv} \text{ (slow)}}$	IH IH
-	$\frac{\frac{A_a^{inv}}{V_a^{inv}}}{A^{inv}}$	V_u V_u V_u	$ \begin{array}{c} A_a \text{ (fast)} \\ \hline A_a \text{ (fast)} \\ \hline A_a \text{ (fast)} \end{array} $	EH EH EH	(5) (5) (5)	L	$\begin{array}{c c} A_a^{inv} \\ \hline V_a^{inv} \\ \hline A^{inv} \end{array}$	V_u V_u V_u	$ \begin{array}{c} A_a^{inv} \text{ (slow)} \\ A_a^{inv} \text{ (slow)} \\ A_a^{inv} \text{ (slow)} \end{array} $	EH EH EH
Flush + Reload	$\frac{V^{inv}}{A_d} \\ V_d$	V_u V_u V_u	$ \begin{array}{c} A_a \text{ (fast)} \\ A_a \text{ (fast)} \\ A_a \text{ (fast)} \\ \end{array} $	EH EH EH	(5) (5) (5)	Flush + Reload Invalidation		V_u V_u V_u	$ \begin{array}{c} A_a^{inv} \text{ (slow)} \\ A_a^{inv} \text{ (slow)} \\ A_a^{inv} \text{ (slow)} \\ \end{array} $	EH EH EH
Beload	A _a alias V Vinv		A_a (fast) A_a (fast) V_a (fast)	EH	(5) (5)	Relead + Time	A _a alias V _a alias V ^{inv}	V_u V_u	$ \frac{A_a^{inv} \text{ (slow)}}{A_a^{inv} \text{ (slow)}} $ $ \frac{A_a^{inv} \text{ (slow)}}{A_a^{inv} \text{ (slow)}} $	EH EH
+ Time	$\frac{V_u}{V_u^{inv}}$	V_a V_a^{inv}	V_u (fast) V_u (fast) A_a (slow)	IH EM	new (6)	Invalidation	$\begin{array}{c c} V_u^{inv} \\ \hline V_u^{inv} \\ \hline A_a \end{array}$	$\frac{A_a}{V_a}$	$\frac{V_u^{inv} \text{ (slow)}}{V_u^{inv} \text{ (slow)}}$ $\frac{A_a^{inv} \text{ (fast)}}{V_a^{inv} \text{ (fast)}}$	IH EM
Flush + Probe	$ \begin{array}{c} A_a \\ \hline V_a \\ \hline V_a \end{array} $	$\frac{V_u^{inv}}{V_u^{inv}}$	V_a (slow) A_a (slow) V_a (slow)	IM EM IM	new new	Flush + Probe Invalidation	A_a V_a V_a	$\frac{V_u^{inv}}{V_u^{inv}}$	$\frac{V_a^{inv} \text{ (fast)}}{A_a^{inv} \text{ (fast)}}$ $\frac{V_a^{inv} \text{ (fast)}}{V_a^{inv} \text{ (fast)}}$	IM EM IM
Evict + Time			V_u (slow) V_z (slow)	EM EM	(1) (1)	Evict + Time Invalidation	V_u V_u	A_d A_a	$\frac{V_u^{inv} \text{ (fast)}}{V_u^{inv} \text{ (fast)}}$	EM EM
Prime + Probe			A_d (slow) A_d (slow)	EM	(4) (4)	Prime + Probe Invalidation	A_d A_a	V_u V_u V_u	$\frac{A_d^{inv} \text{ (fast)}}{A_a^{inv} \text{ (fast)}}$	EM EM
Bernstein's Attack	$ \frac{V_u}{V_d} $	V_a V_d V_u	V_u (slow) V_u (slow) V_d (slow)	IM IM IM	(3) (3)	Bernstein's Invalidation Attack	V_u V_u V_d	V_d V_d V_u	$\frac{V_u (\text{last})}{V_u^{inv} (\text{fast})}$ $\frac{V_u^{inv} (\text{fast})}{V_d^{inv} (\text{fast})}$	IM IM IM
Evict + Probe	V V V V	V_{u}	V_{d} (slow) A_{d} (slow) A_{d} (slow)	IM EM	(3) new	Evict + Probe Invalidation	V_a V_d V_c	V_u V_u V_u	$\frac{V_a^{inv} \text{ (fast)}}{A_d^{inv} \text{ (fast)}}$	IM EM EM
Prime + Time			$ \begin{array}{c} $	IM IM IM	new new	Prime + Time Invalidation	$\begin{array}{c} A_{d} \\ A_{a} \end{array}$	V_u V_u	$\frac{V_a^{(\text{tast})}}{V_d^{inv} \text{ (fast)}}$ $\frac{V_a^{inv} \text{ (fast)}}{V_a^{inv} \text{ (fast)}}$	IM IM
Flush + Time	$rac{V_u}{V_u}$	$egin{array}{c} A_a^{inv} \ V_a^{inv} \end{array}$	$ V_u \text{ (slow)} \\ V_u \text{ (slow)} $	EM IM	new new	Flush + Time Invalidation	V_u V_u	$\frac{A_a^{inv}}{V_a^{inv}}$	$\frac{V_u^{inv} \text{ (fast)}}{V_u^{inv} \text{ (fast)}}$	EM IM

(1) Evict + Time attack [31].

(2) Cache Internal Collision attack [4].

(3) Bernstein's attack [2].

(4) Prime + Probe attack [31,33], Alias-driven attack [16].

(5) Flush + Reload attack [50,49], Evict + Reload attack [15].

(6) SpectrePrime, MeltdownPrime attack [41].

(1) Flush + Flush attack [14].

Tutorial at CHES 2019, Atlanta, GA, USA © Jakub Szefer 2019

Security Micro-Benchmarks for Cache Timing Attacks

 On-going research in our group looks into development of open-source benchmarks for quantifying cache timing attacks





Timing Channels in Other Parts of Mem. Hierarchy

Timing Channels due to Other Components



- Cache Replacement Logic LRU states can be abused for a timing channel, especially cache hits modify the LRU state, no misses are required
- **TLBs** Translation Look-aside Buffers are types of caches with similar vulnerabilities
- **Directories** Directory used for tracking cache coherence state is a type of a cache as well
- Prefetches Prefetchers leverage memory access history to eagerly fetch data and can create timing channels
- Load, Store, and Other Buffers different buffers can forward data that is in-flight and not in caches, this is in addition to recent Micro-architectural Data Sampling attacks
- Coherence Bus and Coherence State different coherence state of a cache line may affect timing, such as flushing or upgrading state
- **Memory Controller and Interconnect** memory and interconnect are shared resources vulnerable to contention channels

LRU Timing Attacks

Wenjie Xiong and Jakub Szefer, "Leaking Information Through Cache LRU States", 2019



- Cache replacement policy has been shown to be a source of timing attacks
- Many caches use variant of Least Recently Used (LRU) policy
 - Update LRU state on miss and also on a cache hit
 - Different variants exist, True LRU, Tree LRU, Bit LRU
- LRU timing attacks leverage LRU state update on both hit or miss
 - After filing cache set, even on a hit, LRU will be updated, which determines which cache line gets evicted
 - More stealthy attacks based on hits
 - Affect secure caches, such as PL cache
- High-bandwidth and work with Spectre-like attacks

		Intel	AMD
Hyper-Threaded	Algorithm 1	\sim 500Kbps	$\sim 20 \text{Kbps}$
IIypei-Imeaueu	Algorithm 2	\sim 500Kbps	$\sim 20 \text{Kbps}$
Time-Sliced	Algorithm 1	$\sim 2 bps$	$\sim 0.2 \text{bps}$
I me-sheeu	Algorithm 2	_	_

TLB Timing Attacks



Ben Gras et al. "Translation Leak-aside Buffer: Defeating Cache Side-channel Protections with TLB Attacks" USENIX Security Symposium, 2018.

• Existing practical attacks have been demonstrated against TLBs, e.g., TLBleed attack on RSA

```
1. void gcry mpi powm (gcry mpi y res,
             gcry mpi t base, gcry mpi t expom gcry mpi t mod)
2. {
         mpi ptr t rp, xp; /* pointers to MPI data */
3.
         mpi ptr t tp;
 4.
 5.
         . . .
6.
         for(;;) {
             /* For every exponent bit in expo*/
7.
8.
             gcry mpih sqr n basecase(xp, rp);
9.
             if(secret exponent || e bit isi)
                  /* unconditional multiply if exponent is
10.
11.
                  * secret to mitigate FLUSH+RELOAD
12.
                   * /
13.
                 gcry mpih mul(xp, rp);
14.
             if e bit is1
15.
16.
                  /*e bit is 1, use the result*/
17.
                  tp = rp; rp = xp; xp = tp;
18.
                  rsize = xsize;
19.
20.
21. }
```

Existing TLBleed work can extract the cryptographic key from the RSA public-key algorithm* with a 92% success rate.

* modular exponentiation function of RSA from Libgcrypt 1.8.2: https://gnupg.org/ftp/gcrypt/libgcrypt/

Cache Directory Timing Attacks

Mengjia Yan et al. "SecDir: A Secure Directory to Defeat Directory Side-Channel Attacks". 2019

- Directories have been shown to be vulnerable to side-channel attacks
- Every cache line in the cache hierarchy has an associated directory entry
- Directory attack outline:
 - 1. Directory conflict
 - 2. Evicts victim's directory entry
 - 3. Evicts victim's cache line



Animation adapted from slides by Mengjia Yan



Timing Attacks in Prefetchers

"Unveiling Hardware-based Data Prefetcher, a Hidden Source of Information Leakage", Y. Shin, et al., CCS 2018

Prefetchers have been abused for timing attacks

- E.g. IP-based stride prefetcher, has been used to break cryptographic algorithm implementations
- Any cryptographic algorithm implementation that utilizes a lookup table is subject to the attack
 - Pattern of accesses in the table will be revealed by the data that is prefetched
- Prefetching is a type of prediction or speculation



Prefetchers in Intel processors

No	Hardware	Detection	Cache	Bit # in
INO.	prefetcher	technique	Level	MSR 0x1a4
1	Streamer	Stream	L2	0
2	Spatial prefetcher	Adjacent-line	L2	1
3	DCU prefetcher	Next-line	L1	2
4	IP-based stride prefetcher	Stride	L1	3

Side channels can now be classified into two categories:

- Classical which do not require speculative execution
- **Speculative** which are based on speculative execution

Difference is victim is not fully in control of instructions they execute (i.e. some instructions are executed speculatively)

Root cause of the attacks remains the same

Defending classical attacks defends speculative attacks as well, but not the other way around

State of functional unit is modified by victim and it can be observed by the attacker via timing changes

Focusing only on speculative attacks does not mean classical attacks are prevented, e.g. defenses for cache-based attacks



Timing Side Channels which Use Speculation

- Modern computer architectures gain performance by using prediction mechanisms:
 - Successful prediction = fast execution and performance gain
 - Mis-prediction = slow execution and performance loss
- The prediction units (e.g., branch predictor, prefetcher, memory disambiguation prediction, etc.) make prediction based on prior history of executed instructions and data
- The prediction units are often shared between threads in SMT cores
- Victim's execution history can affect the prediction observed by the attacker thread, and the attacker can observe the timing difference
- These types of side channels are different from the transient executions attacks
 - In transient execution attacks, secrets are accessed during mis-prediction
 - In timing side channels using speculation victim's behavior is leaked to the attacker, through the misprediction (or lack there of) by the attacker

Timing Channels Through Pattern History Table

- D. Evtyushkin, et al., "BranchScope: A New Side-Channel Attack on Directional Branch Predictor", 2018 D. Evtyushkin, et al., "Covert Channels Through Branch Predictors: A Feasibility Study", 2015
 - Branch predictors Pattern History Table (PHT) is shared among all processes on a core, and is not flushed on context switches
 - The branch predictor stores its history in the form of a 2-bit saturating counter which is the PHT
 - Attack on PHT using Prime+Probe strategy
 - 1. Prime the branch predictor by executing branches at specific address
 - 2. Let victim or sender run
 - 3. Observe the branch outcomes

Weak states



- Existing attacks:
 - Covert channels
 - · Attacks on SGX enclave code



Timing Channels Through Branch Target Buffer

D. Evtyushkin, et al., "Jump Over ASLR: Attacking Branch Predictors to Bypass ASLR", 2016

- The Branch Target Buffer (BTB) stores target addresses of recently executed branch instructions, so that those addresses can be obtained directly from a BTB lookup
 - BTB can be indexed using some bits of the virtual address
 - Conflicts will exist when branches have same low-order bits



- Attack strategy
 - 1. Prime the BTB by executing branches or jumps at specific address
 - 2. Let victim or sender run
 - 3. Observe the branch outcomes
- Existing attacks:
 - Attack KASLR (Kernel address space layout randomization)

Kernel space
• The processor can execute loads speculatively before the stores finish • Forward the data of a preceding store to the load if there is a potential dependency

- Later check if the dependency was true
- May not use all address bits or check permissions for fast execution

- Existing attacks:
 - Leakage of the physical address mapping
 - Efficient eviction set finding for Prime+Probe • attacks in L3 caches
 - Helps to construct DRAM row conflicts for Rowhammer type attacks

Timing Channels Through Memory Disambiguation

S. Islam, et al., "SPOILER: Speculative Load Hazards Boost Rowhammer and Cache Attacks", 2019

Loosenet = lower address comparision logic Finenet = upper address comparison logic







Secure Hardware Caches

Motivation for Design of Hardware Secure Caches



- Software defenses are possible (e.g. page coloring or "constant time" software)
 - But require software writers to consider timing attacks, and to consider all possible attacks, if new attack is demonstrated previously written secure software may no longer be secure

Root cause of timing attacks are caches themselves

- Caches by design have timing differences (hit vs. miss, slow vs. fast flush)
- Correctly functioning caches can leak critical secrets like encryption keys when the cache is shared between victim and attacker
- Need to consider about different levels for the cache hierarchy, different kinds of caches, and cache-like structures

Secure processor architectures also are affected by timing attacks on caches

- E.g., Intel SGX is vulnerable to cache attacks and some Spectre variants
- E.g., cache timing side-channel attacks are possible in ARM TrustZone
- Secure processors must have secure caches

Deng, S., Xiong, W., Szefer, J., "Analysis of Secure Caches and Timing-Based Side-Channel Attacks", 2019



- Numerous academic proposals have presented different secure cache architectures that aim to defend against different cache-based side channels.
- To-date there are 18 secure cache proposals
- They share many similar, key techniques

Secure Cache Techniques:

- **Partitioning** isolates the attacker and the victim
- Randomization randomizes address mapping or data brought into the cache
- **Differentiating Sensitive Data** allows fine-grain control of secure data

Goal of all secure caches is to minimize interference between victim and attacker or within victim themselves

Different Types of Interference Between Cache Accesses

Deng, S., Xiong, W., Szefer, J., "Analysis of Secure Caches and Timing-Based Side-Channel Attacks", 2019

Where the interference happens

- External-interference vulnerabilities
 - Interference (e.g., eviction of one party's data from the cache or observing hit of one party's data) happens between the attacker and the victim
- Internal-interference vulnerabilities
 - · Interference happens within the victim's process itself

Memory reuse conditions

- Hit-based vulnerabilities
 - Cache hit (fast)
 - Invalidation of the data when the data is in the cache (slow)
- Miss-based vulnerabilities
 - Cache miss (slow)
 - Invalidation of the data when the data is not in the cache (fast)





Partitioning



- Goal: limit the victim and the attacker to be able to only access a limited set of cache blocks
- **Partition among security levels:** High (higher security level) and Low (lower security level) or even more partitions are possible
- Type: Static partitioning vs. dynamic partitioning
- Partitioning based on:
 - Whether the memory access is victim's or attacker's
 - Where the access is to (e.g., to a sensitive or not sensitive memory region)
 - Whether the access is due to speculation or out-of-order load or store, or it is a normal operation

Partitioning granularity:

- Cache sets
- Cache ways
- Cache lines or block







Partitioning (cont.)

- Partitioning usually targets external interference, but is weak at defending internal interference:
 - Interference between the attack and the victim partition becomes impossible, attacks based on these types of external interference will fail
 - Interference within victim itself is still possible
- Wasteful in terms of cache space and degrades system performance
 - Dynamic partitioning can help limit the negative performance and space impacts
 - At a cost of revealing some side-channel information when adjusting the partitioning size for each part
 - Does not help with internal interference
- Partitioning in hardware or software
 - Hardware partitioning
 - Software partitioning
 - E.g. page-coloring







• Randomization aims to inherently de-correlate the relationship among the address and the observed timing



Randomization approaches:

- Randomize the address to cache set mapping
- Random fill
- Random eviction
- Random delay
- Goal: reduce the mutual information from the observed timing to 0
- **Some limitations:** Requires a fast and secure random number generator, ability to predict the random behavior will defeat these technique; may need OS support or interface to specify range of memory locations being randomized; ...

Differentiating Sensitive Data

- Allows the victim or management software to explicitly label a certain range of the data of victim which they think are sensitive
- Can **use new cache-specific instructions** to protect the data and limit internal interference between victim's own data
 - E.g., it is possible to disable victim's own flushing of victim's labeled data, and therefore prevent vulnerabilities that leverage flushing
 - Has advantage in preventing internal interference
- Allows the designer to have stronger control over security critical data
 - How to identify sensitive data and whether this identification process is reliable are open research questions
- Independent of whether a cache uses partitioning or randomization





Secure Caches



Deng, Shuwen, Xiong, Wenjie, Szefer, Jakub, "Analysis of Secure Caches and Timing-Based Side-Channel Attacks", 2019

18 different secure caches exist in literature, which use one or more of the below techniques to provide the enhanced security:

Partitioning-based caches

 Static Partition cache, SecVerilog cache, SecDCP cache, Non-Monopolizable (NoMo) cache, SHARP cache, Sanctum cache, MI6 cache, Invisispec cache, CATalyst cache, DAWG cache, RIC cache, Partition Locked cache

Randomization-based caches

 SHARP cache, Random Permutation cache, Newcache, Random Fill cache, CEASER cache, SCATTER cache, Non-deterministic cache

Differentiating sensitive data

 CATalyst cache, Partition Locked cache, Random Permutation cache, Newcache, Random Fill cache, CEASER cache, Non-deterministic cache Deng, S., Xiong, W., Szefer, J., "Analysis of Secure Caches and Timing-Based Side-Channel Attacks", 2019

Effectiveness of the secure caches:

	SP	SecVerilog	SecDCP	ΝοΜο	SHARP	Sanctum	CATalyst	RIC	٦d	RP	Newcache	RF	CEASER	SCATTER	Non-det. cache
external miss- based attacks	~	~	٢	~	~	~	~	~	~	~	~	х	~	~	0
internal miss- based attacks	х	х	х	х	х	х	~	~	x	x	~	х	~	~	0
external hit- based attacks	х	~	~	х	х	1	~	x	х	~	~	~	х	~	0
internal hit- based attacks	х	x	х	х	х	х	~	x	x	x	х	~	х	х	0

CATalyst uses number of assumptions, such as pre-loading

47



Speculation-Related Secure Caches vs. Attacks

Deng, S., Xiong, W., Szefer, J., "Analysis of Secure Caches and Timing-Based Side-Channel Attacks", 2019

Effectiveness of the secure caches:

	MI	6 cache	Inivisi	Spec cache	DAWG cache			
	Normal	Speculative	Normal	Speculative	Normal	Speculative		
external miss- based attacks	✓	✓	х	1	1	✓		
internal miss- based attacks	х	✓	х	1	x	х		
external hit- based attacks	1	✓	х	1	1	✓		
internal hit- based attacks	х	1	х	1	x	х		

Secure Cache Performance



Deng, S., Xiong, W., Szefer, J., "Analysis of Secure Caches and Timing-Based Side-Channel Attacks", 2019

	SP*	SecVerilog	SecDCP	NoMo	SHARP	Sanctum	MIG	InvisiSpec	CATalyst	DAWG	RIC	PL	RP	Newcache	Random Fill	CEASER	SCATTER	Non Det.
Perf.	1%	-	12.5% better over SP cache	1.2% avr., 5% worst	3%-4%	-	-	reduce slowdo wn of Spectre from 74% to 21%	average slowdow n of 0.7% for SPEC and 0.5% for PARSE C	L1 and L2 most 4%- 7%	impr oves 10%	12 %	0.3%, 1.2% worst	within the 10% range of the real miss rate	3.5%, 9% if setting the windo w size to be largest	1% for perfor manc e optimi zation	3.5% for perfor - manc e opti- miza- tion	7% with simpl e bench marks
Pwr.	-	-	-	-	-	-	-	L1 0.56 mW, LLC 0.61 mW	-	-	-	-	avera ge 1.5nj	<5% power	-	-		-
Area	-	-	-	-	-	-	-	L1-SB LLC-SB Area (mm2) 0.0174 0.0176	-	-	0.17 6%	-	-	-	-	-		-



Secure Buffers, TLBs, and Directories

Buffers

Figures from Rogue In-Flight Data Load paper and UW-Madison CS slides

- Various buffers exist in the processor which are used to improve performance of caches and TLBs
- Main types of buffers in caches:
 - Line Fill Buffer (L1 cache \leftrightarrow L2 cache)
 - Load Buffer (core \leftrightarrow cache)
 - Store Buffer (core \leftrightarrow cache)
 - Write Combining Buffers (for dirty cache lines before store completes)
 - ... (more could be undesclosed)
- Main types of buffers in TLBs:
 - Page Walk Cache









- Various buffers store data or memory translation based on the history of the code executed on the processor
- Hits and misses in the buffers can potentially be measured and result in timing attacks
 - This is different from recent MDS attacks, which abuse the buffers in another way: MDS attacks leverage the fact that data from the buffers is sometimes forwarded without proper address checking during transient execution

Towards secure buffers

- No specific academic proposal (yet)
- Partitioning can partition the buffers, already some are per hardware thread
- Randomization can randomly evict data from the buffers or randomly bring in data, may not be possible
- Add new instructions to conditionally disable some of the buffers

TLBs

Deng, S., et al., "Secure TLBs", ISCA 2019.



- All timing-based channels in microarchitecture pose threats to system security, and all should be mitigated
- TLBs are cache-like structures, which exhibit fast and slow timing based on the request type and the current contents of the TLB
 - Contents of the TLB is affected by past history of executions
 - Can leak information about other processes
- Timing variations due to hits and misses exist in TLBs and can be leveraged to build practical timing-based attacks:
 - TLB timing attacks are triggered by memory translation requests, not by direct accesses to data
 - TLBs have more complicated logic, compared to caches, for supporting various memory page sizes
 - Further, defending cache attacks does not protect against TLB attacks

Secure TLBs



• Random Fill Engine and RF TLB microarchitecture.



Tutorial at CHES 2019, Atlanta, GA, USA © Jakub Szefer 2019

Secure TLBs

Deng, S., et al., "Secure TLBs", ISCA 2019.



- Regular Set-Associative TLBs can prevent external hit-based vulnerabilities and vulnerabilities requiring getting hit for different processes
- Static-Partitioned TLB can prevent more external miss-based vulnerabilities than SA TLB
- Random-Fill TLB can prevent all types of vulnerabilities

		SA TLB	SP TLB	RF TLB
Attack Category	Vulnerability Type	C	С	С
TLB Evict+Probe	$V_d \rightsquigarrow V_u \rightsquigarrow A_d \text{ (slow)}$	0	0	0
TLB Prime+Time	$A_d \rightsquigarrow V_u \rightsquigarrow V_d \text{ (slow)}$	0	0	0
TLB Flush+ Reload	$A_d \rightsquigarrow V_u \rightsquigarrow A_a \text{ (fast)}$	0	0	0
TLB Prime+Probe	$A_d \rightsquigarrow V_u \rightsquigarrow A_d \text{ (slow)}$	1	0	0
TLB Evict+Time	$V_u \rightsquigarrow A_d \rightsquigarrow V_u \text{ (slow)}$	1	0	0
TLB Internal Collision	$A_d \rightsquigarrow V_u \rightsquigarrow V_a \text{ (fast)}$	1	1	0
TLB Bernstein's Attack	$V_u \rightsquigarrow V_a \rightsquigarrow V_u \text{ (slow)}$	1	1	0

• Evaluated on a 3-step model for TLBs; model and list of all attack types are in the cited paper.

Secure Directories

Deng, S., et al., "Secure TLBs", ISCA 2019.



- Directories are used for cache coherence to keep track of the state of the data in the caches
- By forcing directory conflicts, an attacker can evict victim directory entries, which in turn triggers the eviction of victim cache lines from private caches
- **SecDir** re-allocates directory structure to create per-core private directory areas used in a victim-cache manner called Victim Directories; the partitioned nature of Victim Directories prevents directory interference across cores, defeating directory side-channel attack.



Mitigation Overheads



• Performance overhead of the different secure components and the benchmarks used for the evaluation

	Performance Overhead	Benchmark
Secure Buffers	n/a	n/a
Secure TLBs [S. Deng, et al., 2019]	For SR TLB: IPC 1.4%, MPKI 9%	SPEC2006
SecDir [M. Yan, et al., 2019]	few % (some benchmarks faster some slower)	SPEC2006

Summary of Timing Attacks and Defenses

- In response to timing attacks on caches, and other parts of the processor's memory hierarchy, many secure designs have been proposed
- Caches are most-researched, from which we learned about two main defense techniques:
 - Partitioning
 - Randomization
- The techniques can be applied to other parts of the processor: Buffers, TLBs, and Directories
- Most claim modest overheads of few % on SPEC2006 workloads
 - Unclear of overhead on real-life applications
- Other parts of memory hierarchy are still vulnerable: memory bus contention, for example

Research Challenges

- Balance tradeoff between performance and security
 - Curse of quantitative computer architecture: focus on performance, area, power numbers, but no
 easy metric for security designers focus on performance, area, power numbers since they are
 easy to show "better" design, there is no clear metric to say deign is "more secure" than
 another design

Evaluation on simulation vs. real machines

- Simulation workloads may not represent real systems, performance impact of security features is unclear
- Real systems (hardware) can't be easily modified to add new features and test security

Formal verification of the secure feature implementations

- Still limited work on truly showing design is secure
- Also, need more work on modelling all possible attacks, e.g. the three-step model
- Side channels can be used to detect or observe system's operation







Design of Secure Processor Architectures



Transient Exec. Attacks and Hardware Defenses

Jakub Szefer Assistant Professor Dept. of Electrical Engineering Yale University

CHES 2019 – August 25, 2019

Slides and information available at: https://caslab.csl.yale.edu/tutorials/ches2019/



Transient Execution Attacks

Prediction and Speculation in Modern CPUs

Prediction is one of the six key features of modern processors

- Instructions in a processor pipeline have dependencies on prior instructions which are in the pipeline and may not have finished yet
- To keep pipeline as full as possible, prediction is needed if results of prior instruction are not known yet
- Prediction can be done for:
 - Control flow
 - Data dependencies
 - Actual data (also called value prediction)
- Not just branch prediction: prefetcher, memory disambiguation, ...





Transient Execution Attacks



- Spectre, Meltdown, etc. leverage the instructions that are executed transiently:
 - 1. these transient instructions execute for a short time (e.g. due to mis-speculation),
 - 2. until processor computes that they are not needed, and
 - 3. the pipeline flush occurs and it **should discard any side effects** of these instructions so
 - 4. architectural state remain as if they never executed, but ...

These attacks exploit transient execution to encode secrets through **microarchitectural side effects** that can later be recovered by an attacker through a (most often timing based) observation at the architectural level

Transient Execution Attacks = Transient Execution + Covert or Side Channel

Example: Spectre Bounds Check Bypass Attack

Example of Spectre variant 1 attack:



Tutorial at CHES 2019, Atlanta, GA, USA © Jakub Szefer 2019



transient (adjective): lasting only for a short time; impermanent

- Because of prediction, some instructions are executed transiently:
 - 1. Use prediction to begin execution of instruction with unresolved dependency
 - 2. Instruction executes for some amount of time, changing architectural and micro-architectural state
 - 3. Processor detects misprediction, squashes the instructions
 - 4. Processor cleans up architectural state and should cleanup all micro-architectural state





transient (*adjective*): lasting only for a short time; impermanent

- Because of faults, some instructions are executed transiently:
 - 1. Perform operation, such as memory load from forbidden memory address
 - 2. Fault is not immediately detected, continue execution of following instructions
 - 3. Processor detects fault, squashes the instructions
 - 4. Processor cleans up architectural state and should cleanup all micro-architectural state



The channels can be **short-lived** or **long-lived** channels:

- Short-lived channels hold the state for a (relatively) short time and eventually data is lost, these are typically contention-based channels that require concurrent execution of the victim and the attacker
- Long-lived channels hold the state for a (relatively) long time



DRAM row buffer

Covert channels not (yet) explored in transient attacks:

- Random Number Generators
- AES or SHA
 instructions

. . .

Spectre, Meltdown, and Their Variants

- Most Spectre & Meltdown attacks and their variants use transient execution
- Many use cache timing channels to extract the secrets

Different Spectre and Meltdown attack variants:

Bounds Check Bypass (BCB) • Variant 1: Spectre • Variant 1.1: Bounds Check Bypass Store (BCBS) Spectre-NG • Variant 1.2: Read-only protection bypass (RPB) Spectre • Variant 2: Spectre Branch Target Injection (BTI) • Variant 3: Rogue Data Cache Load (RDCL) Meltdown • Variant 3a: Rogue System Register Read (RSRR) Spectre-NG Speculative Store Bypass (SSB) Spectre-NG • Variant 4: Spectre-NG 3 • (none) LazyFP State Restore • Variant 5: Return Mispredict SpectreRSB

NetSpectre is a Spectre Variant 1 done over the network with Evict+Reload, also with AVX covert channel

Foreshadow is Meltdown type attack that targets Intel SGX, Foreshadow-NG targets OS, VM, VMM, SMM; all steal data from L1 cache

SMoTher is Spectre variant that uses port-contention in SMT processors to leak information from a victim process

SGXSpectre is Spectre Variant 1 or 2 where code outside SGX Enclave can influence the branch behavior

SGXPectre is also Spectre Variant 1 or 2 where code outside SGX Enclave can influence the branch behavior

- Others: NetSpectre, Foreshadow, SMoTher, SGXSpectre, or SGXPectre
- SpectrePrime and MeltdownPrime (both use Prime+Probe instead of original Flush+Reload cache attack)
- Spectre SWAPGS



More Spectre and Meltdown Variants

Micro-architectural Data Sampling (MDS) vulnerabilities:

• Fallout – Store Buffers

Meltdown-type attack which "exploits an optimization that we call Write Transient Forwarding (WTF), which incorrectly passes values from memory writes to subsequent memory reads" through the store and load buffers

• **RIDL (Rogue In-Flight Data Load)** and **ZombieLoad** – *Line-Fill Buffers* and *Load Ports*

Meltdown-type attacks where "faulting load instructions (i.e., loads that have to be re-issued for either architectural or micro-architectural reasons) may transiently dereference unauthorized destinations previously brought into the buffers by the current or a sibling logical CPU."

RIDL exploits the fact that "if the load and store instructions are ambiguous, the processor can speculatively store-to-load forward the data from the store buffer to the load buffer."

ZombieLoad exploits the fact "that the fill buffer is accessible by all logical CPUs of a physical CPU core and that it does not distinguish between processes or privilege levels."

Attacker Process Secret Buffer Victim Process







Classes of Attacks

- **Spectre type** attacks which leverage mis-prediction in the processor, pattern history table (**PHT**), branch target buffer (**BTB**), return stack buffer (**RSB**), store-to-load forwarding (**STL**), ...
- Meltdown type attacks which leverage exceptions, especially protection checks that are done in parallel to actual data access
- Micro-architectural Data Sampling (MDS) type attacks which leverage in-flight data that is stored in fill and other buffers, which is forwarded without checking permissions, load-fill buffer (LFB), or store-to-load forwarding (STL)

Variants:

- Targeting SGX
- Using non-cache based channels



Types of prediction:

- Data prediction
- Address prediction
- Value prediction

Attack Components

Microsoft, https://blogs.technet.microsoft.com/srd/2018/03/15/mitigating-speculative-execution-side-channel-hardware-vulnerabilities/



Attacks leveraging transient execution have 4 components:

```
e.g. if (offset < arr1->len) {
    unsigned char value = arr1->data[offset];
    unsigned long index = value;
    unsigned char value2 = arr2->data[index];
```

Speculation Primitive arr1->len is not in cache Windowing Gadget

Disclosure Gadget

cache Flush+Reload covert channel

Disclosure Primitive

1. Speculation Primitive "provides the means for entering transient execution down a nonarchitectural path"

2. Windowing Gadget "provides a sufficient amount of time for speculative execution to convey information through a side channel" **3. Disclosure Gadget** "provides the means for communicating information through a side channel during speculative execution" 4. Disclosure Primitive "provides the means for reading the information that was communicated by the disclosure gadget"

Speculation Primitives

1. Speculation Primitive

C. Canella, et al., "A Systematic Evaluation of Transient Execution Attacks and Defenses", 2018



- **Spectre-type**: transient execution after a prediction
 - Branch prediction
 - Pattern History Table (PHT)
 - Branch Target Buffer (BTB)
 - Return Stack Buffer (RSB)
 - Memory disambiguation prediction

Bounds Check bypass (V1)

- Branch Target injection (V2)
- SpectreRSB (V5)
- Speculative Store Bypass (V4)
- Meltdown-type: transient execution following a CPU exception

	Exception Type	Permission Bit	GP:	gene
Attack	*CP *121/*132 *191	US & 200 254D 24	NM: BR:	devic boun
Variant 3a [10]	\bullet \circ \circ \circ		PF:	page
Lazy FP [83]				100
Meltdown-BR	$0 0 \bullet 0$		0/5:	user/
Meltdown [59]	0000	$\bullet \circ \circ \circ \circ \circ$	P:	prese
Foreshadow [90]		$\bigcirc \bullet \bigcirc \bullet \bigcirc \bigcirc$	R/W:	read /
Foreshadow-NG [93]	$\circ \circ \circ \bullet$	$\bigcirc \bullet \bigcirc \bullet \bigcirc \bigcirc$	RSVD:	reser
Meltdown-RW [50]	$\circ \circ \circ \bullet$	$\bigcirc \bigcirc $	XD:	execi
Meltdown-PK	$\circ \circ \circ \bullet$	$\bigcirc \bigcirc $	PK.	mem

GP:	general protection fault
NM:	device not available
BR:	bound range exceeded
PF:	page fault
U/S:	user / supervisor
P:	present
R/W:	read / write
RSVD:	reserved bit
XD:	execute disable
PK:	memory-protection keys (PKU)
lea rdi, [r8]

. . .

Speculation Primitives – Sample Code

- **Spectre-type:** transient execution after a prediction
 - Branch prediction •
 - Pattern History Table (PHT)
 - Branch Target Buffer (BTB)
 - Return Stack Buffer (RSB)
 - Memory disambiguation prediction

```
Spectre Variant 1
  struct array *arr1 = ...;
  struct array *arr2 = ...;
  unsigned long offset = ...;
if (offset < arr1->len) {
    unsigned char value = arr1->data[offset];
    unsigned long index = value;
     unsigned char value2 = arr2->data[index];
   . . .
```



-- Bounds Check bypass (V1)

-- Branch Target injection (V2)

-- SpectreRSB (V5)

GADGET: mov r8, QWORD PTR[r15] lea rdi, [r8]

. . .

Spectre Variant 4

char sec[16] = ...; char pub[16] = ...; char arr2[0x200000] = ...; char * ptr = sec; char **slow ptr = *ptr; clflush(slow ptr) *slow ptr = pub; Store "slowly" value2 = arr2[(*ptr)<<12];</pre> Load the value at the same memory location "quickly". "ptr" will get a stale value.

Speculation Primitives – Sample Code

C. Canella, et al., "A Systematic Evaluation of Transient Execution Attacks and Defenses", 2018

Meltdown-type: transient execution following a CPU exception

	Exception Type	Permission Bit	
Attack	*CP * 121 * BP * PF	US & 200 254 D 24	
Variant 3a [10]	\bullet \circ \circ \circ $ $		
Lazy FP [83]			
Meltdown-BR	$\circ \circ \bullet \circ $		
Meltdown [59]	$\circ \circ \circ \bullet$	$\bullet \circ \circ \circ \circ \circ$	
Foreshadow [90]	$\circ \circ \circ \bullet$	$\bigcirc \bullet \bigcirc \bullet \bigcirc \bigcirc$	
Foreshadow-NG [93]	$\circ \circ \circ \bullet$	$\bigcirc \bullet \bigcirc \bullet \bigcirc \bigcirc$	
Meltdown-RW [50]	$\circ \circ \circ \bullet$	$\bigcirc \bigcirc $	
Meltdown-PK	$\circ \circ \circ \bullet$	$\circ \circ \circ \circ \circ \bullet$	

U/S: user/surpervisor	GP:	general protection fault
P: present	NM:	device not available
R/W: read/write	BR:	bound range exceeded
RSVD: reserved bit	PF:	page fault
XD: execute disable	U/S: P: R/W: RSVD: XD:	user/surpervisor present read/write reserved bit execute disable







Windowing gadget is used to create a "window" of time for transient instructions to execute while the processor resolves prediction or exception:

- · Loads from main memory
- Chains of dependent instructions, e.g., floating point operations, AES

```
E.g.: Spectre v1 :
    Memory access time determines how
    long it takes to resolve the branch
    if (offset < arr1->len) {
        unsigned char value = arr1->data[offset];
        unsigned long index = value;
        unsigned char value2 = arr2->data[index];
        ...
    }
```

Necessary (but not sufficient) success condition: windowing gadget's latency > disclosure gadget's trigger latency



More Disclosure Gadgets – SWAPGS

Bitdefender. "Bypassing KPTI Using the Speculative Behavior of the SWAPGS Instruction", Aug. 2019.

- Most recent disclosure gadget presented by researchers is the SWAPGS instruction on 64-bit Intel processors
- **SWAPGS** instruction
 - Kernel-level instruction, swap contents of IA32_GS_BASE with IA32_KERNEL_GS_BASE
 - GS points to per CPU data structures (user or kernel), IA32_GS_BASE can be updated by user-mode WRGSBASE instruction
- Disclosure gadgets with SWAPGS instruction
 - Scenario 1: SWAPGS not getting speculatively executed when it should
 - Scenario 2: SWAPGS getting speculatively executed when it shouldn't

1.	test	<pre>byte ptr [nt!KiKvaShadow],1</pre>	
2.	jne skip_swapgs [4]		
3.	swapo	js	
4.	mov	r10,qword ptr gs:[188h]	
5.	mov	rcx,qword ptr gs:[188h]	
6.	mov	<pre>rcx,qword ptr [rcx+220h]</pre>	
7.	mov	<pre>rcx,qword ptr [rcx+830h]</pre>	
8.	mov	qword ptr gs:[270h],rcx	

Later use cache-based timing channel to lean information







Two types of disclosure primitives:

- Short-lived or contention-based (hyper-threading / multi-core scenario):
 - 1. Share resource on the fly (e.g., bus, port, cache bank)
 - 2. State change within speculative window (e.g., speculative buffer)
- Long-lived channel:
 - Change the state of micro-architecture
 - The change remains even after the speculative window
 - Micro-architecture components to use:
 - D-Cache (L1, L2, L3) (Tag, replacement policy state, Coherence State, Directory), I-cache; TLB, AVX (power on/off), DRAM Rowbuffer, ...
 - Encoding method:
 - Contention (e.g., cache Prime+Probe)
 - Reuse (e.g., cache Flush+Reload)

20

inst. inst. fetch Thread Thread fetch Decode uOps uOps Scheduler Port 6 Port 0 Port 1 Port 5 Port 2 Port 3 Port 4 Port 7 uOps uOps uOps uOps uOps uOps STORE AGU AGU AGU INT ALU INT ALU INT ALU INT ALU VEC SHU LOAD LOAD BRANCH INT DIV INT MUL VEC ALU VEC ALL VEC ALL VEC MUL VEC MUL LEA AES **BIT SCAN** VEC STR **FP DIV** BRANCH **Execution Engine** crc32 Memory Subsystem popent

Disclosure Primitives – Port Contention A. Bhattacharyya, et al., "SMoTherSpectre: exploiting speculative execution through port contention", 2019

- A. C. Aldaya, et al., "Port Contention for Fun and Profit", 2018
 - Execution units and ports are shared between hyperthreads on the same core
 - Port contention affect the timing of execution



Fig. Probability density function for the timing of an attacker measuring crc32 operations when running concurrently with a victim process that speculatively executes a branch which is conditional to the (secret) value of a register being zero.

Disclosure Primitives – Cache Coherence State

C. Trippel, et al., "MeltdownPrime and SpectrePrime: Automatically-Synthesized Attacks Exploiting Invalidation-Based Coherence Protocols", 2018

F. Yao, et al., "Are Coherence Protocol States Vulnerable to Information Leakage?", 2018

• The coherence protocol may invalidate cache lines in sharer cores as a result of a speculative write access request even if the operation is eventually squashed

Gadget:

```
void victim_function(size_t x) {
    if (x < array1_size) {
        array2[array1[x] * 512] = 1;</pre>
```

If array2 is initially in shared state or exclusive state on attacker's core, after transient access it transitions to exclusive state on victim's core, changing timing of accesses on attacker's core



Fig. 2: Load operation latency in various (location, coherence state) combinations.



• Similar to the caches, the directory structure in can be used as covert channel



11 ways

Cache Lines

16 ways

Cache Lines

Traditional Directory

11 ways

L2

LLC

Slice

Extended Directory

12 ways

16 ways

Tags

21 ways

Directory and Tags

Fig. 13. The upper plot shows receiver's access latencies on a slice not being used for the covert channel, while the lower one shows the one used in the covert channel. Sender transmits sequence "101010...".

E.g. accessing LLC data creates directory entries, which may evict L2 entries (in the shared portion)



Disclosure Primitives – Directory in Non-Inclusive Cache M. Yan, et al. "Attack Directories, Not Caches: Side-Channel Attacks in a Non-Inclusive World", S&P 2019

.....

.....

directory entry

for lines in LLC

directory entry

directory entry shared

for lines in LLC or L2

for lines in L2 but not LLC





Tutorial at CHES 2019, Atlanta, GA, USA

© Jakub Szefer 2019

Disclosure Primitives - AVX Unit States

M. Schwarz, et al., "NetSpectre: Read Arbitrary Memory over Network", 2018

30,000

- To save power, the CPU can power down the upper half of the AVX2 unit which is used to perform operations on 256-bit registers
- The upper half of the unit is powered up as soon as an instruction is executed which uses 256-bit values
- If the unit is not used for more than 1 ms, it is powered down again

Powered down



Figure 5: Differences in the execution time for AVX2 instructions (Intel i5-6200U). If the AVX2 unit is inactive (powered down), executing a 256-bit instruction takes on average 366 cycles longer than on an active AVX2 unit. The average values are shown as dashed vertical lines. Gadget:

```
if(x < bitstream_length){
    if(bitstream[x])
    _mm256_instruction();
}</pre>
```



Ability to affect speculation primitive

• Can the attacker affect predictor state?

2. Speculative window size

1.

Attack "Parameters"

• The delay from prediction to when misprediction is detected

3. Disclosure gadget's latency (encoding time)

 Amount of time needed to extract secret information and put into micro-architectural state

4. Time reference resolution

How accurate is reference clock

5. Extraction window size or Disclosure primitive latency

• Amount of time when data can be extracted

6. Retention time of channel

• How long the channel will keep the secret. e.g., AVX channel, 0.5~1ms

Bandwidth of the channel: How fast data can be transmitted? High-bandwidth is about 100bps

In-thread, Cross-thread, or Crossprocessor: Do attacker and victim share same thread, are on sibling threads in SMT, or can be on separate processors?

Necessary (but not sufficient) success conditions: speculative window size > disclosure gadget's latency retention time of channel > disclosure prim. latency





Transient Attack Hardware Mitigation Techniques



Transient Execution Attacks = Transient Execution + Covert or Side Channel

- 1. Prevent or disable speculative execution addresses Speculation Primitives
 - Today there is no user interface for fine grain control of speculation; overheads unclear
- 2. Limit attackers ability to influence predictor state addresses Speculation Primitives
 - Some proposals exist to add new instructions to minimize ability to affect branch predictor state, etc.
- 3. Minimize attack window addresses Windowing Gadgets
 - Ultimately would have to improve performance of memory accesses, etc.
 - Not clear how to get exhaustive list of all possible windowing gadget types
- 4. Track sensitive information (information flow tracking) addresses Disclosure Gadgets
 - Stop transient speculation and execution if sensitive data is touched
 - Users must define sensitive data
- 5. Prevent timing channels addresses Disclosure Primitives
 - Add secure caches
 - Crate "secure" AVX, etc.



Transient Execution Attacks = Transient Execution + Covert or Side Channel

- 1. Evaluate fault conditions sooner
 - Will impact performance, not always possible
- 2. Limit access condition check races
 - Don't allow accesses to proceed until relevant access checks are finished



Transient Execution Attacks = Transient Execution + Covert or Side Channel

- 1. Prevent Micro-architectural Data Sampling
 - Will impact performance, not always possible

Mitigations in Micro-architecture: InvisiSpec

M. Yan, et al., "InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy", 2018

- Focus on transient loads in disclosure gadgets
- Unsafe speculative load (USL)
 - The load is speculative and may be squashed
 - Which should not cause any micro-architecture state changes visible to the attackers
 - Speculative Buffer: a USL loads data into the speculative buffer (for performance), not into the local cache
- Visibility point of a load
 - After which the load can cause micro-architecture state changes visible to attackers
- Validation or Exposure:
 - Validation: the data in the speculative buffer might not be the latest, a validation is required to maintain memory consistency.
 - Exposure: some loads will not violate the memory consistency.
- Limitations: only for covert channels in caches



Speculative Buffer

(SB)

Data Line

Address Mask

Mitigations in Micro-architecture: SafeSpec

K. N. Khasawneh, et al., "SafeSpec: Banishing the Spectre of a Meltdown with Leakage-Free Speculation", 2018

 Similar to InvisiSpec, shadow caches and TLBs are proposed to store the micro-architecture changes by speculative loads temporarily



Mitigations in Micro-architecture: SpecShield

"WiP: Isolating Speculative Data to Prevent Transient Execution Attacks" Kristin Barber, et al., HASP 2019 Presentation

- Similar to other work key idea to restrict speculative data use by dependent instructions
- Approach:
 - Monitor speculative status of Load instructions
 - · Forward data to dependents only when "safe"
- Two schemes:
 - Conservative don't forward data from loads until they reach the head of the ROB
 - Early Resolution Point (Optimized) all older branches have resolved and all older loads and stores have had addresses computed and there are no branch miss-predictions or memoryaccess exceptions



Reorder Buffer

Reorder Buffer



Mitigations in Micro-architecture: ConTExT

"ConTExT: Leakage-Free Transient Execution", Michael Schwarz et al., arXiv 2019

- ConTExT (Considerate Transient Execution Technique) makes the proposal that secrets can enter registers, but not transiently leave them
- It mitigates the recently found MDS attacks on processor buffers, such as fill buffers:
 - Secret data is 'tagged' in memory using extra page table entry bits to indicate the secure data
 - Extra tag bits are added to registers to indicate they contain the secret data
- The tagged secret data cannot be used during transient execution



Tutorial at CHES 2019, Atlanta, GA, USA © Jakub Szefer 2019

33

Mitigations in Micro-architecture: Conditional Speculation

"Conditional Speculation: An Effective Approach to Safeguard Out-of-OrderExecution Against Spectre Attacks", Peinan Li et al., HPCA 2019

- Introduces **security dependence**, a new dependence used to depict the speculative instructions which leak micro-architecture information
- Security hazard detection was introduced in the issue queue to identify suspected unsafe instructions with security dependence
- Performance filters:
 - Cache-hit based Hazard Filter targets at the speculative instructions which hit the cache have to be careful about LRU
 - Trusted Page Buffer based Hazard Filter targets at the attacks which use Flush+Reload type channels or other channels using shared page, others are assumed safe – but there are many other channels in the caches



Tutorial at CHES 2019, Atlanta, GA, USA © Jakub Szefer 2019

Mitigations in Micro-architecture: EISE

"Efficient Invisible Speculative Execution through Selective Delay and Value Prediction", Christos Sakalis, et al., ISCA 2019.

- Efficient Invisible Speculative Execution through selective delay and value prediction proposes to:
 - a) (naïve) delay loads until they reach the head of ROB or (eager) until they will no longer be squashed, similar to SpecShield and others
 - b) allow only accesses that hit in the L1 data cache to proceed – but have to be careful about LRU channels
 - c) prevent stalls by value predicting the loads that miss in the L1 – value prediction can leak data values as well, security of value prediction is not well studied





Mitigation Overheads: Hardware-Only Schemes

• Performance overhead of hardware mitigations of at the micro-architecture level

	Performance Loss	Benchmark
Fence after each branch (software)	88%	SPEC2006
InvisiSpec [M. Yan, et al., 2018]	22%	SPEC2006
SafeSpec [K. N. Khasawneh, et al., 2018]	3% improvement (due to larger effective cache size)	SPEC2017
SpecShield [K. Barber, et al., 2019]	55% (conservative) 18% (ERP)	SPEC2006
ConTExT [M. Schwarz, et al., 2019]	71% (security critical applications)1% (real-world workloads)	n/a
Conditional Speculation [P. Li, et al., 2019]	6% - 10% (when using their filters)	SPEC2006
EISE [C. Sakalis, et al., 2019]	74% naïve, 50% eager, 19% delay-on- miss, or 11% delay-on-miss + value prediction	SPEC2006

Most hardware solutions have bigger overheads than reported overheads for secure caches – more motivation to look at secure caches



Transient Attacks and Secure Processors



© Jakub Szefer 2019

Transient Execution Attacks on SGX: Foreshadow

J. Van Bulck, et al., "Foreshadow: Extracting the Keys to the Intel SGX Kingdom with Transient Out-of-Order Execution", 2018

• Meltdown-type attack can attack current secure processor architectures



Figure 2: Basic overview of the Foreshadow attack to extract a single byte from an SGX enclave.

Delayed permission checks allows transient read of data by the attacker





Prediction is one of the six key features of modern processor

- Instructions in a processor pipeline have dependencies on prior instructions which are in the pipeline and may not have finished yet
- To keep pipeline as full as possible, prediction is needed if results of prior instruction are not known yet
- Prediction however leads to transient execution



 Contention during transient execution, or improperly cleaned up architectural or microarchitectural state after transient execution can lead to security attacks.



Related reading...

Jakub Szefer, "**Principles of Secure Processor Architecture Design**," in Synthesis Lectures on Computer Architecture, Morgan & Claypool Publishers, October 2018.

https://caslab.csl.yale.edu/books/

